Shared memory message switch and cache

Details Shared memory message switch and cache Shared memory message switch and cache

2011-01-11

2011-01-11

Hafiz, Tariq (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Concurrent input/output processing and data transfer

C710S022000, C710S023000, C710S029000, C710S033000, C710S036000, C710S037000

Reexamination Certificate

active

07870306

ABSTRACT:
A method and apparatus are described to provide shared switch and cache memory. The apparatus may comprise a message switch module, a cache controller module, and shared switch and cache memory to provide shared memory to the message switch module and to the cache controller module. The cache controller module may comprise pointer memory to store a plurality of pointers, each pointer pointing to a location in the shared switch and cache memory (e.g., point to a message header partition in the shared switch and cache memory). If there is a corresponding pointer, a memory read response may be sent to the requesting agent. If there is no corresponding pointer, a write data request may be sent to a corresponding destination agent and, in response to receiving the requested data, a pointer to the stored data in the pointer memory may be provided.

REFERENCES:
patent: 5347637 (1994-09-01), Halford
patent: 6233243 (2001-05-01), Ganmukhi et al.
patent: 6839347 (2005-01-01), Ishida et al.
patent: 6854025 (2005-02-01), Knight et al.
patent: 6980552 (2005-12-01), Belz et al.
patent: 6983303 (2006-01-01), Pellegrino et al.
patent: 6988160 (2006-01-01), Daniel et al.
patent: 7010633 (2006-03-01), Arndt et al.
patent: 7093024 (2006-08-01), Craddock et al.
patent: 7095750 (2006-08-01), Craddock et al.
patent: 7099955 (2006-08-01), Gregg et al.
patent: 7143196 (2006-11-01), Rimmer et al.
patent: 7363400 (2008-04-01), Tanaka et al.
patent: 2002/0046291 (2002-04-01), O'Callaghan et al.
patent: 2002/0172195 (2002-11-01), Pekkala et al.
patent: 2003/0145045 (2003-07-01), Pellegrino et al.
patent: 2003/0172202 (2003-09-01), Chirco et al.
patent: 2004/0030763 (2004-02-01), Manter et al.
patent: 2004/0225810 (2004-11-01), Hiratsuka
patent: 2006/0013253 (2006-01-01), Hufferd
patent: 2006/0230185 (2006-10-01), Errickson et al.
patent: 2007/0005908 (2007-01-01), Lakshmanamurthy et al.
patent: 2007/0143546 (2007-06-01), Narad
“U.S. Appl. No. 11/469,462, Non Final Office Action Mailed Oct. 8, 2009”, 26 pgs.

Affiliated with

Also associated with

Rating

Shared memory message switch and cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared memory message switch and cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared memory message switch and cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2644551