Static information storage and retrieval – Read/write circuit – Multiplexing
Reexamination Certificate
2002-01-18
2003-04-22
Nelms, David (Department: 2818)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S189200, C365S221000, C365S230020
Reexamination Certificate
active
06552936
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2001-010242, filed Jan. 18, 2001, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a data reading technique of a semiconductor storage apparatus, particularly to a fast data reading technique.
2. Description of the Related Art
When a semiconductor storage apparatus (e.g., NOR type flash memory) is accessed at random, a series of reading operation including: selecting a cell for each address input; sensing cell data; and outputting the data is repeated. Therefore, a certain given time is required, and the data cannot be outputted faster.
On the other hand, a serial access operation includes: selecting cells corresponding to a plurality of addresses present on the same word line at the same time; sensing the data; latching the sensed data; and sequential outputting the latched data in synchronization with a clock from the outside. Therefore, a fast data reading is apparently realized.
Furthermore, when the latched data is sequential outputted, a next group of cells are sensed in a chip. Since a so-called “pipeline reading” is performed, an internal reading delay can be eliminated in and after a first access, and the fast data reading is enabled.
The “pipeline reading” has heretofore been realized by dividing a memory cell array into two, and disposing a decoder and sense amplifier in the two arrays, respectively. Therefore, a chip area has largely increased.
BRIEF SUMMARY OF THE INVENTION
A semiconductor integrated circuit device according to an aspect of the present invention comprises: a memory cell array; a row decoder which selects a row of the memory cell array; a sense amplifier which senses a plurality of data corresponding to a plurality of addresses from the memory cell array; a column gate in which two or more stages are connected in series, and which selects a column of the memory cell array and electrically connects the selected column to the sense amplifier; a column gate driving circuit which selects and drives the column gate; a data latch which latches the plurality of data sensed by the sense amplifier; a multiplexer which sequentially selects the data corresponding to a predetermined address from the plurality of data latched by the data latch; and an address control circuit which reverses a driving signal to drive at least one stage of the column gate with the two or more stages connected in series and selects columns designated by a plurality of addresses selected next to the plurality of addresses, during sequential selection of the data corresponding to the predetermined address by the multiplexer.
REFERENCES:
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5347490 (1994-09-01), Terada et al.
patent: 5986918 (1999-11-01), Lee
patent: 6038185 (2000-03-01), Ng et al.
patent: 6240044 (2001-05-01), Akaogi
patent: 6243797 (2001-06-01), Merritt
patent: 2000-48586 (2000-02-01), None
Atsumi Shigeru
Shiga Hitoshi
Takano Yoshinori
Tanzawa Toru
Auduong Gene N.
Frommer & Lawrence & Haug LLP
Kabushiki Kaisha Toshiba
Nelms David
Pan Grace L.
LandOfFree
Semiconductor storage apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor storage apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor storage apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3081290