Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2009-08-10
2011-11-01
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S148000, C365S163000
Reexamination Certificate
active
08050109
ABSTRACT:
A non-volatile memory core comprises one or more memory bays. Each memory bay comprises one or more memory blocks that include a grouping of non-volatile storage elements. In one embodiment, memory blocks in a particular memory bay share a group of read/write circuits. During a memory operation, memory blocks are transitioned into active and inactive states. The process of transitioning blocks from an inactive state to an active state includes enabling charge sharing between a memory block entering the active state and another memory block that was previously in the active state. This charge sharing improves performance and/or reduces energy consumption for the memory system.
REFERENCES:
patent: 5337273 (1994-08-01), McClure
patent: 6618295 (2003-09-01), Scheuerlein
patent: 6711067 (2004-03-01), Kablanian
patent: 6785179 (2004-08-01), Bull et al.
patent: 6859392 (2005-02-01), Abedifard et al.
patent: 6879505 (2005-04-01), Scheuerlein
patent: 7511986 (2009-03-01), Horii et al.
patent: 2004/0141393 (2004-07-01), Ku
patent: 2004/0264281 (2004-12-01), Vangal
patent: 2008/0159032 (2008-07-01), Lin
patent: 2009/0116271 (2009-05-01), Yamada
Mai, et al., “Low-Power SRAM Design Using Half-Swing Pulse-Mode Techniques,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, 13 pages.
Yang, “A Low-Power Charge-Recycling ROM Architecture,” IEEE Transactions on a Very Large Scale Integration (VLSI) Systems, vol. 11, No. 4 Aug. 2003.
Yang, “A Low-Power ROM Using Charge Recycling and Charge Sharing Techniques,” IEEE Journal of Solid-State Circuits, vol. 38, No. 4, Apr. 2003.
PCT International Search Report, dated Nov. 8, 2010, PCT Patent Appl. No. PCT/US2010/044815.
Written Opinion of the International Searching Authority, dated Nov. 8, 2010, PCT Patent Appl. No. PCT/US2010/044815.
Fasoli Luca
Scheuerlein Roy E
Yan Thomas
Hoang Huan
SanDisk 3D LLC
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Semiconductor memory with improved memory block switching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with improved memory block switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with improved memory block switching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4280095