Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2011-03-01
2011-03-01
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S733000
Reexamination Certificate
active
07900101
ABSTRACT:
Parallel bit test circuits for use in a semiconductor memory devices are provided which include a first bus that has N bus lines that are configured to transfer a first group of N bits of test result data and a second bus that has N bus lines that are configured to transfer a second group of N bits of test result data. These parallel bit test circuits further include a switching unit that has a plurality of unit switches, where each switch is configured to connect a bus line of the first bus and a respective bus line of the second bus in response to a switching control signal that is applied after the second group of N bits of test result data are output from the second bus, to transfer the first group of N bits of test result data from the first bus to the second bus so as to output a total of 2N bits of test result data through the second bus.
REFERENCES:
patent: 5646897 (1997-07-01), Yukutake et al.
patent: 5815457 (1998-09-01), Pascucci
patent: 5870340 (1999-02-01), Ohsawa
patent: 6345005 (2002-02-01), Urakami et al.
patent: 6473873 (2002-10-01), Akamatsu et al.
patent: 6515923 (2003-02-01), Cleeves
patent: 6854078 (2005-02-01), Kinoshita et al.
patent: 10-2004-0070919 (2004-08-01), None
patent: 10-0524925 (2005-10-01), None
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
Ton David
LandOfFree
Semiconductor memory device parallel bit test circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device parallel bit test circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device parallel bit test circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2773319