Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2006-11-17
2009-08-11
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S720000
Reexamination Certificate
active
07574636
ABSTRACT:
The present invention provides a semiconductor memory device comprising a memory cell array including a plurality of memory regions, an address decoding portion for decoding an address applied from an external portion for simultaneously selecting all of the plurality of memory regions during a test read operation, a data IO control portion for receiving test pattern data and writing the test pattern data to each of the plurality of memory regions during a test write operation, and reading the test pattern data from one of the plurality of memory regions and outputting the test pattern data during the test read operation, a data IO portion for receiving the test pattern data from the external portion and applying the test pattern data to the data IO control portion during the test write operation, and receiving the test pattern data output from the data IO control portion and conditionally outputting the test pattern data as test status data to the external portion in response to an output control signal during the test read operation, and a test control signal generating portion for comparing the test pattern data read from the plurality of memory regions to generate the output control signal for conditionally outputting the test pattern data as the test status data during the test read operation.
REFERENCES:
patent: 5075892 (1991-12-01), Choy
patent: 5604756 (1997-02-01), Kawata
patent: 5646948 (1997-07-01), Kobayashi et al.
patent: 6591384 (2003-07-01), Chou
patent: 6853597 (2005-02-01), Jain
patent: 7117404 (2006-10-01), Ernst et al.
patent: 7240253 (2007-07-01), Yoshida et al.
patent: 7366965 (2008-04-01), Yamasaki et al.
patent: 2003/0063517 (2003-04-01), Jain
patent: 06-267298 (1994-09-01), None
patent: 11-250698 (1999-09-01), None
patent: 10-1999-0069163 (1999-09-01), None
patent: 1020030002161 (2003-01-01), None
patent: 1020030045939 (2003-06-01), None
patent: 1020050055464 (2005-06-01), None
Cho Sung-Bum
Lee Hi-Choon
F. Chau & Assoc. LLC
Samsung Electronics Co,. Ltd.
Ton David
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055548