Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2001-08-27
2003-04-08
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C324S765010
Reexamination Certificate
active
06546512
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to semiconductor integrated circuits and, more particularly, to internal test circuitry of a semiconductor integrated circuit.
2. Background of the Invention
Semiconductor integrated circuits are typically tested in response to an applied input test signal. The semiconductor integrated circuits respond to the input test signal by providing a test output signal which is monitored to determine if the part has been manufactured correctly. With an increase in storage capacity and memory circuit functions, the testing of a semiconductor integrated circuit consumes more time and requires more testing hardware.
In
FIG. 1
, a memory component tester
5
of the related art is shown which has 4 test stations
7
-
10
. Each test station
7
-
10
is used to test circuit functions of an individual semiconductor integrated circuit or, during testing known as, a device under test (DUT). Therefore when testing, say, four integrated circuits
12
-
15
, as shown in
FIG. 1
, four test stations
7
-
10
are needed. Typically, each test station
7
-
10
has a number of pins
20
corresponding to the number of I/O (input/output) pins
25
on the DUT for coupling the test station to the DUT during testing. The DUT responds to applied test signals originating in the memory component tester
5
and generates test output signals in response to the applied test signals. The test stations monitor the test output signals to determine if a DUT has been manufactured correctly.
The ability to test in parallel is limited by the number of Pin Electronic Channels with comparator capability a memory component tester may have. How those limited resources are utilized by the product tested on test equipment is directly related to designing a test mode which makes best use of each Pin Electronics Channel. The present Micron Test Mode tri-states each unique I/O pin individually upon failure. This prevents the tying of multiple I/O pins together for greater parallel testing because a failing pin in a high impedance state is driven by a passing pin to a passing voltage level. The driving pin (Passing) would mask the tri-stated (failing) pin which would cause the failure to go undetected, and the failed part would be binned with those which passed testing.
In order to reduce the total manufacture time and decrease manufacturing costs there is a need to develop a faster testing method requiring less test equipment.
SUMMARY OF THE INVENTION
The invention is a semiconductor integrated circuit, method and test system for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface of the invention. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.
REFERENCES:
patent: 4517661 (1985-05-01), Graf et al.
patent: 4637020 (1987-01-01), Schinabeck
patent: 4656632 (1987-04-01), Jackson
patent: 4760330 (1988-07-01), Lias, Jr.
patent: 4794597 (1988-12-01), Ooba et al.
patent: 4799004 (1989-01-01), Mori
patent: 4827476 (1989-05-01), Garcia
patent: 4837765 (1989-06-01), Suzuki
patent: 4860259 (1989-08-01), Tobita
patent: 4864579 (1989-09-01), Kishida et al.
patent: 4879717 (1989-11-01), Sauerwald et al.
patent: 4916700 (1990-04-01), Ito et al.
patent: 4926426 (1990-05-01), Scheuneman et al.
patent: 4965799 (1990-10-01), Green et al.
patent: 4996691 (1991-02-01), Wilcox et al.
patent: 5005173 (1991-04-01), Martin
patent: 5051997 (1991-09-01), Sakashita et al.
patent: 5072137 (1991-12-01), Slemmer
patent: 5130646 (1992-07-01), Kojima
patent: 5293386 (1994-03-01), Muhmenthaler et al.
patent: 5305261 (1994-04-01), Furutani et al.
patent: 5311473 (1994-05-01), McClure et al.
patent: 5422892 (1995-06-01), Hii et al.
patent: 5444717 (1995-08-01), Rotker et al.
patent: 5457696 (1995-10-01), Mori
patent: 5475692 (1995-12-01), Hatano et al.
patent: 5825783 (1998-10-01), Momohara
Schilling et al., “Electronic Circuits,” pp. 615-618, pp. 633-634, p. 645, 1989.
Cowan Gregory L.
Ochoa Roland
Pierce Kim M.
Chase Shelly A
De'cady Albert
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Semiconductor integrated circuit having compression... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit having compression..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit having compression... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3003948