Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-12-12
2006-12-12
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000, C714S744000
Reexamination Certificate
active
07149944
ABSTRACT:
A semiconductor integrated circuit device includes a semiconductor memory circuit device, a first sequencer, and a second sequencer. The semiconductor memory circuit device stores data. The first sequencer controls writing of data into the semiconductor memory circuit device. The second sequencer controls reading of data from the semiconductor memory circuit device.
REFERENCES:
patent: 4908825 (1990-03-01), Vea
patent: 5109348 (1992-04-01), Pfeiffer et al.
patent: 5768617 (1998-06-01), Liu
patent: 6775759 (2004-08-01), Janzen
patent: 6788616 (2004-09-01), Takahashi
patent: 6836831 (2004-12-01), Borkenhagen et al.
patent: 6839290 (2005-01-01), Ahmad et al.
Nadeau-Dostie, B., “Design For AT-Speed Test, Diagnosis and Measurement”, Kluwer Academic Publishers, Chapter 2: pp. 35-57, (2000).
Mori Junji
Okawa Hiroyuki
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Ton David
LandOfFree
Semiconductor integrated circuit device equipped with read... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device equipped with read..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device equipped with read... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3666447