Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Patent
1995-02-15
1995-09-05
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
257737, 257738, 257779, 257780, 257781, H01L 2348, H01L 2944, H01L 2952, H01L 2960
Patent
active
054481147
ABSTRACT:
A semiconductor device contains a semiconductor chip and a circuit board. The chip has a first surface at which the main region is formed. On the surface, a plurality of chip electrodes and a perimeter electrode surrounding the chip electrodes are formed. Bumps and a wall member made of solder metal are formed on the chip electrodes and frame-shaped electrode, respectively. The circuit board has a first surface facing the first surface of the chip. On the first surface of the circuit board, a plurality of board electrodes and a perimeter electrode are placed so as to correspond to the chip electrodes and the perimeter electrode. In a state where the chip and the board face each other, heat treatment is performed to connect the bumps and wall member to the board simultaneously by reflow. The wall member connects the chip to the board while surrounding the main region and the bumps continuously, to form essentially a closed space between the chip and the board.
REFERENCES:
patent: 3591839 (1971-07-01), Evans
patent: 3871015 (1975-03-01), Lin et al.
patent: 4604644 (1986-08-01), Beckham et al.
patent: 4710798 (1987-12-01), Marcantonio
patent: 4942140 (1990-01-01), Ootsuki et al.
patent: 5021888 (1991-06-01), Kondou et al.
patent: 5071787 (1991-12-01), Mori et al.
Proceedings of the 7th International Microelectronics Conference, 1992, Yokohama, Jun. 3-Jun. 5, 1992, pp. 252-258, Y. Tsukada, et al., "Surface Laminar Circuit and Flip Chip Attach Packaging".
Kondoh You
Saito Masayuki
Togasaki Takasi
Crane Sara W.
Jr. Carl Whitehead
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor flipchip packaging having a perimeter wall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor flipchip packaging having a perimeter wall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor flipchip packaging having a perimeter wall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-474207