Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-06-01
2002-10-08
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S736000
Reexamination Certificate
active
06463562
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device such as a one-chip microcomputer including a plurality of circuit blocks (macros) and a method for testing the semiconductor device.
2. Description of the Related Art
In a prior art one-chip microcomputer, macros are connected in series by connections between input terminals and output terminals. In order to test the connections, a boundary scan path is provided. Note that the boundary scan path is also used for testing the functions of the macros. This will be explained later in detail.
In the above-described prior art one-chip microcomputer, however, when the number of macros as well as the number of connections thereof is increased, an area for the hardware of the boundary scan path is required. Thus, the integration would be reduced. Further, it is impossible to completely test the connections.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a semiconductor device including a plurality of macros capable of enhancing the integration and enabling complete testing of the connections of the macros.
Another object is to provide a method for testing such a semiconductor device.
According to the present invention, a semiconductor device includes a common bus and a plurality of macros connected in series by connections. Each of the macros is constructed by an internal circuit, a buffer connected between an input of the internal circuit and the common bus, a register connected to the common bus, and a logic circuit for selecting one of an output signal of the internal circuit and an output signal of the register.
REFERENCES:
patent: 4027289 (1977-05-01), Toman
patent: 4418397 (1983-11-01), Brantingham et al.
patent: 4470116 (1984-09-01), Ratchford
patent: 4525789 (1985-07-01), Kemper et al.
patent: 4535789 (1985-08-01), Irving et al.
patent: 4970648 (1990-11-01), Capots
patent: 5289377 (1994-02-01), Yokote et al.
patent: 5515517 (1996-05-01), Nozuyama et al.
patent: 6330977 (2001-12-01), Hass et al.
patent: 0 333 241 (1989-09-01), None
patent: 0454052 (1991-10-01), None
patent: H02-95876 (1990-07-01), None
patent: H05-288807 (1993-11-01), None
patent: H06-109816 (1994-04-01), None
patent: H08-043494 (1996-02-01), None
patent: H09-211076 (1997-08-01), None
Cia et al: Digital Serial Communication Device Testing and its ilplications on Automatic Test Equipment Architecture, IEEE 2000.*
Dallas Semiconductor, Data Sheet: DS1820 1-Wire Digital Thermometer, Mar. 5, 1998, pp. 9-19, Dallas Semiconductor Corp., Dallas, TX.
Amanze Emeka J.
De'cady Albert
NEC Corporation
Scully Scott Murphy & Presser
LandOfFree
Semiconductor device including macros and its testing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device including macros and its testing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device including macros and its testing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2986767