Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-07-15
2010-11-16
Nguyen, Thanh (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S410000, C257S760000, C257SE29241
Reexamination Certificate
active
07834405
ABSTRACT:
A semiconductor device includes a semiconductor substrate, wherein the semiconductor substrate includes a core area for core circuits and a peripheral area for peripheral circuits. The semiconductor device includes a core oxide on the semiconductor substrate in the core area, a portion of the core oxide being nitrided, a first polysilicon pattern on the core oxide, an I/O oxide including pure oxide on the semiconductor substrate in the peripheral area, and a second polysilicon pattern on the I/O oxide.
REFERENCES:
patent: 6756646 (2004-06-01), Buchanan et al.
patent: 6821868 (2004-11-01), Cheng et al.
patent: 2006/0276054 (2006-12-01), Lakshmanan et al.
patent: 2007/0013009 (2007-01-01), Wu et al.
Mickler et al., “A Charge Damage Study Using an Electron Beam Low k Treatment”, IEEE International Interconnect Technology Conference, 2004.
Cheung, “Plasma Charging Damage to Gate Dielectric—Past, Present and Future”, IEEE Proceedings of 9thIPFA , 2002, pp. 237-241.
Chen et al., “Characterization of Plasma Damage in Plasma Nitrided Gate Dielectrics for Advanced CMOS Dual Gate Oxide Process”, 7thInternational Symposium on Plasma-and Process-Induced Damage, Jun. 2002, pp. 41-44.
Chang et al., “Effects of Plasma-Induced Damage to Ultrathin (<1.5 nm) Gate Dielectric on Equivalent Oxide Thickness Downscaling Using Plasma Nitridation Process”, IEEE 2003, pp. 130-133.
Min et al., “Impact of Process-Induced Damage on MOSFET Reliability and Suppression of Damage by the Use of NO-Based Oxynitride Gate Dielectrics”, VLSI Technology, Systems and Applications, 1995, Proceedings of Technical Papers, 1995 International Symposium May 31-Jun. 2, 1995, pp. 273-276.
Chen et al., “Plasma-Induced Charging Damage in Ultrathin (3-nm) Gate Oxides”, IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1355-1360.
Chen et al., “Plasma Process Induced Damage in Sputtered TiN Metal Gate Capacitors with Ultra-Thin Nitrided Oxide”, Proceedings of the 5thInternational Symposium on Plasma Process-Induced Damage, May 2000, pp. 117-120.
Kapila et al., “Modeling and Optimization of Oxynitride Gate Dielectrics Formation by Remote Plasma Nitridation of Silicon Dioxide”, Journal of the Electrochemical Society, vol. 146, No. 3, Mar. 1999, pp. 1111-1116.
Huang et al., “Base Oxide Scaling Limit of Thermally-Enhanced Remote Plasma Nitridation (TE-RPN) Process for Ultra-thin Gate Dielectric Formation”, IEEE 2001, pp. 179-182.
Ishikawa et al., “Nitride-Sandwiched-Oxide Gate Insulator for Low Power CMOS”, IEEE 2002, IEDM, pp. 869-872.
Gusev et al., “Growth and Characterization of Ultrathin Nitrided Silicon Oxide Films”, IBM Journal of Research and Development., vol. 43, May 1999, pp. 265-286.
Chen et al., “Thermally-Enhanced Remote Plasma Nitrided Ultrathin (1.65nm) Gate Oxide with Excellent Performances in Reduction of Leakage Current and Boron Diffusion”, IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 378-380.
Young et al., “A 0.13 um CMOS Technology with 193 nm Lithography and Cu/Low-k for High Performance Applications”, IEEE 2000, IEDM, pp. 563-566.
Hattangady et al., “Remote Plasma Nitrided Oxides for Ultrathin Gate Dielectric Applications”, SPIE Conference on Microelectronic Device Technology II, vol. 3506, Sep. 1998, pp. 30-40.
Green et al., “Ultrathin (<4 nm) SiO2and Si-O-N Gate Dielectric Layers for Silicon Microelectronics: Understanding the Processing, Structure, and Physical and Electrical Limits”, Journal of Applied Physics, vol. 90, No. 5, Sep. 2001, pp. 2057-2121.
Chen et al., “Downscaling Limit of Equivalent Oxide Thickness in Formation of Ultrathin Gate Dielectric by Thermal-Enhanced Remote Plasma Nitridation”, IEEE Transactions on Electron Devices, vol. 49, No. 5, May 2002, pp. 840-846.
M.C. Yu et al., “Base Oxide Scaling Limit of Thermally-Enhanced Remote Plasma Nitridation (TE-RPN) Process for Ultra-thin Gate Dielectric Formation”, IEEE 2001, pp. 179-182.
Chen Pi-Tsung
Chen Ying-Tsung
Lu Yung-Cheng
Wu Zhen-Cheng
Finnegan Henderson Farabow Garrett & Dunner LLP
Nguyen Thanh
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Semiconductor device including I/O oxide and nitrided core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device including I/O oxide and nitrided core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device including I/O oxide and nitrided core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4214990