Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2011-03-15
2011-03-15
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C257SE21230
Reexamination Certificate
active
07906418
ABSTRACT:
A method of manufacturing a semiconductor device, wherein a gate structure is formed over a substrate, an interconnect layer is formed over the gate structure and the substrate, and a cap layer is formed over the interconnect layer. The interconnect layer and the cap layer are then planarized to form a substantially planar surface. A mask layer, such as an oxide mask layer, is formed over the planarized portions of the interconnect layer, and the planarized cap layer and portions of the interconnect layer are removed by etching around the mask layer.
REFERENCES:
patent: 5575706 (1996-11-01), Tsai et al.
patent: 6136710 (2000-10-01), Quek et al.
patent: 6174767 (2001-01-01), Chi
patent: 6225646 (2001-05-01), Gardner et al.
patent: 6435942 (2002-08-01), Jin et al.
patent: 6436764 (2002-08-01), Hsieh
patent: 6436769 (2002-08-01), Kanamori
patent: 6440796 (2002-08-01), Sung
patent: 6441429 (2002-08-01), Hsieh et al.
patent: 6451654 (2002-09-01), Lin et al.
patent: 6451698 (2002-09-01), Au et al.
patent: 6451699 (2002-09-01), Gregory
patent: 6464855 (2002-10-01), Chadda et al.
patent: 6465836 (2002-10-01), Lin et al.
patent: 6465841 (2002-10-01), Hsieh et al.
patent: 6468863 (2002-10-01), Hsieh et al.
patent: 6479348 (2002-11-01), Kamal
patent: 6482700 (2002-11-01), Chen et al.
patent: 6486032 (2002-11-01), Lin et al.
patent: 6489649 (2002-12-01), Kobayashi et al.
patent: 6492231 (2002-12-01), Liu et al.
patent: 6504206 (2003-01-01), Sung et al.
patent: 6524167 (2003-02-01), Tsai et al.
patent: 6524915 (2003-02-01), Kim et al.
patent: 6528844 (2003-03-01), Hopper et al.
patent: 6531732 (2003-03-01), Sugita et al.
patent: 6531734 (2003-03-01), Wu
patent: 6534821 (2003-03-01), Hsieh et al.
patent: 6855602 (2005-02-01), Chang et al.
patent: 7022608 (2006-04-01), Sun et al.
patent: 2002/0119629 (2002-08-01), Kim et al.
patent: 2002/0142543 (2002-10-01), Lin et al.
patent: 2002/0142545 (2002-10-01), Lin
patent: 2003/0022442 (2003-01-01), Cho et al.
patent: 2003/0052361 (2003-03-01), Liu et al.
patent: 2003/0113969 (2003-06-01), Cho et al.
patent: 2003/0139010 (2003-07-01), Wang
patent: 2004/0156247 (2004-08-01), Cho et al.
patent: 2004/0171243 (2004-09-01), Lee et al.
Lo Chi-Hsin
Tsai Chia Shiung
Yu Chung-Yi
Geyer Scott B.
Haynes and Boone LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Semiconductor device having substantially planar contacts... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having substantially planar contacts..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having substantially planar contacts... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2775357