Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-04-10
2009-02-24
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S592000, C438S655000, C438S656000, C438S658000, C257SE21636, C257SE21637
Reexamination Certificate
active
07494859
ABSTRACT:
A semiconductor device comprising a semiconductor substrate having a first impurity region and a second impurity region, a first gate pattern formed on the first impurity region, and a second gate pattern formed on the second impurity region is disclosed. The first gate pattern comprises a first gate insulation layer pattern, a metal layer pattern having a first thickness, and a first polysilicon layer pattern. The second gate pattern comprises a second gate insulation layer pattern, a metal silicide layer pattern having a second thickness smaller than the first thickness, and a second polysilicon layer pattern. The metal silicide layer pattern is formed from a material substantially the same as the material from which the metal layer pattern is formed. A method for manufacturing the semiconductor device is also disclosed.
REFERENCES:
patent: 5907791 (1999-05-01), Cappuzzo et al.
patent: 6159851 (2000-12-01), Chen et al.
patent: 6518106 (2003-02-01), Ngai et al.
patent: 6552377 (2003-04-01), Yu
patent: 6770521 (2004-08-01), Visokay et al.
patent: 6794281 (2004-09-01), Madhukar et al.
patent: 2004/0106249 (2004-06-01), Huotari
patent: 2005/0258468 (2005-11-01), Colombo et al.
patent: 2006/0118890 (2006-06-01), Li
patent: 2006/0124974 (2006-06-01), Cabral et al.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1: Process Technology, 1986 by Lattice Press, p. 194.
Cho Hag-Ju
Jeon Taek-Soo
Kang Sang-Bom
Lee Hye-Lan
Shin Yu-Gyun
Maldonado Julio J.
Samsung Electronics Co,. Ltd.
Smith Matthew
Volentine & Whitt PLLC
LandOfFree
Semiconductor device having metal gate patterns and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having metal gate patterns and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having metal gate patterns and related... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070281