Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-05-20
2000-10-31
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438210, 438238, 438328, 438330, 438361, 438382, 438430, 257508, H01L 21336
Patent
active
061401889
ABSTRACT:
A small-area, high-resistance load device is fabricated in the same area used for the shallow trench isolation region. In an example embodiment, the load device comprises a series resistor coupled to a poly-silicon diode. In one example application, the load device acts as a pull-up device replacing standard PMOS pull-up loads used in connection with static memory cells, thereby increasing the cell density of a static memory array.
REFERENCES:
patent: 5854114 (1998-12-01), Li et al.
patent: 5891771 (1999-04-01), Wu et al.
patent: 5993040 (1999-11-01), Harlan Sur
patent: 6008082 (1999-12-01), Rolfson et al.
Wolf, Silicon Processing for the VLSI Era, vol. 2: Process Integration, pp. 584-585, 641, Lattice Press.
Bothra Subhas
Sur Harlan
Lee Calvin
Philips Semiconductors Inc.
Wilczewski Mary
Zawilski Peter
LandOfFree
Semiconductor device having load device with trench isolation re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having load device with trench isolation re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having load device with trench isolation re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050717