Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-06-28
2011-06-28
Lee, Eugene (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S198000, C438S199000, C438S230000, C438S302000, C438S303000, C257S018000, C257SE31131, C257SE21634, C257SE29193
Reexamination Certificate
active
07968414
ABSTRACT:
A method of fabricating a semiconductor device is disclosed that is able to suppress a short channel effect and improve carrier mobility. In the method, trenches are formed in a silicon substrate corresponding to a source region and a drain region. When epitaxially growing p-type semiconductor mixed crystal layers to fill up the trenches, the surfaces of the trenches are demarcated by facets, and extended portions of the semiconductor mixed crystal layers are formed between bottom surfaces of second side wall insulating films and a surface of the silicon substrate, and extended portion are in contact with a source extension region and a drain extension region.
REFERENCES:
patent: 6121100 (2000-09-01), Andideh et al.
patent: 6335251 (2002-01-01), Miyamo et al.
patent: 6368927 (2002-04-01), Lee
patent: 6451704 (2002-09-01), Pradeel et al.
patent: 6593618 (2003-07-01), Kamata et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6921913 (2005-07-01), Yeo et al.
patent: 7378305 (2008-05-01), Hatada
patent: 2003/0098479 (2003-05-01), Murthy et al.
patent: 2003/0136985 (2003-07-01), Murthy et al.
patent: 2003/0235966 (2003-12-01), Kim et al.
patent: 2004/0262683 (2004-12-01), Bohr
patent: 2005/0006637 (2005-01-01), Iinuma et al.
patent: 2005/0026367 (2005-02-01), Streck et al.
patent: 2005/0112817 (2005-05-01), Cheng et al.
patent: 2005/0285203 (2005-12-01), Fukutome et al.
patent: 2005/0287752 (2005-12-01), Nouri et al.
patent: 2006/0138398 (2006-06-01), Shimamune
patent: 2006/0151776 (2006-07-01), Hatada et al.
patent: 2006/0197164 (2006-09-01), Lindert et al.
patent: 2006/0202278 (2006-09-01), Shima
patent: 2006/0289856 (2006-12-01), Shimamune et al.
patent: 2007/0012919 (2007-01-01), Oh et al.
patent: 2009/0280612 (2009-11-01), Shimamune et al.
patent: 2011/0049533 (2011-03-01), Shimamune et al.
patent: 2000-323711 (2000-11-01), None
patent: 2002-231942 (2002-08-01), None
patent: 2002-530864 (2002-09-01), None
patent: 2004-031753 (2004-01-01), None
patent: WO 00/30169 (2000-05-01), None
Ozturk, et al., “Ultra-Shallow Source/Drain Junction for Nanoscale CMOS Using Selective Silicon Germanium Technology”,International Workshop on Junction Technology, 77, 2001 2001, 5-1-1 to 5-1-6.
Quirk, et al., “Semiconductor Manufacturing Technology, 2001”, 2001, 215.
Thompson, Scott et al., “A 90-nm Logic Technology Featuring Strained-Silicon”,IEEE Transactions on Electron Devices, vol. 51, No. 11, Nov. 2004, 1790-1797.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/471,732 (parent),” [CTRS] Requirement for Restriction/Election issued on Feb. 4, 2009.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/471,732 (parent),” [CTNF] Non-Final Rejection issued on May 28, 2009.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/471,732 (parent),” [NOA] Notice of Allowance and Fees Due issued on Nov. 2, 2009.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/229,745”, [CTFR] Final Rejection issued on Jul. 24, 2008.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/229,745”, [CTNF] Non-Final Rejection issued on Sep. 6, 2007.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/229,745”, [CTNF] Non-Final Rejection issued on Jan. 22, 2009.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/229,745”, [CTRS] Requirement for Restriction/Election issued on May 29, 2007.
USPTO, [GUMEDZOE] “U.S. Appl. No. 11/229,745”, [NOA] Notice of Allowance and Fees Due issued on May 14, 2009.
USPTO, [ABDELAZIEZ] “U.S. Appl. No. 12/458,621”, [NOA] Notice of Allowance and Fees Due issued on Jul. 23, 2010.
USPTO, [ABDELAZIEZ] “U.S. Appl. No. 12/458,621”, [NOA] Notice of Allowance and Fees Due issued on Nov. 1, 2010.
USPTO, [ABDELAZIEZ] “U.S. Appl. No. 12/916,953”, CTNF] Non-Final Rejection issued on Mar. 9, 2011.
Hatada Akiyoshi
Katakami Akira
Ohta Hiroyuki
Sakuma Takashi
Shimamune Yosuke
Fujitsu Patent Center
Fujitsu Semiconductor Limited
Gumedzoe Peniel M
Lee Eugene
LandOfFree
Semiconductor device and production method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and production method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and production method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2618915