Self-aligned storage node definition in a DRAM that exceeds the

Details Self-aligned storage node definition in a DRAM that exceeds the Self-aligned storage node definition in a DRAM that exceeds the

1998-01-27

2000-06-13

Niebling, John F.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438254, 438396, 438397, H01L 218242

Patent

active

060749105

ABSTRACT:
A method is provided for fabricating a stacked capacitor in a storage node (memory cell) of a dynamic random access memory (DRAM) that exceeds the photolithography limit. A DRAM has an array of memory cells and each memory cell has an associated capacitor. An array of memory cell transistors is formed and each memory cell transistor has a source, drain and gate. The drain is coupled to a bit line, and the gate coupled to a word line. A lower conductive layer is formed over the array of memory cell transistors. The lower conductive layer is electrically coupled to the source of each of the memory cell transistors. A protective layer is patterned and formed over a predetermined portion of the lower conductive layer for defining an inter-capacitor isolation region. A portion of the lower conductive layer is removed to form a bottom plate of the capacitor associated with each memory cell, such that a protected portion of the lower conductive layer under the protective layer is removed. The protective layer is removed. A temporary insulation layer is formed adjacent the lower conductive layer. A portion of the temporary insulation layer is removed to expose a portion of the lower conductive layer. The exposed portion of the lower conductive layer is removed so as to form an electrically separate capacitor bottom plate for each memory cell. The temporary insulation layer is removed. A capacitor dielectric is formed adjacent the lower conductive layer; and an upper conductive layer is formed adjacent the capacitor dielectric so as to form a top plate of the capacitor for each memory cell.

REFERENCES:
patent: 5192702 (1993-03-01), Tseng
patent: 5354716 (1994-10-01), Pors et al.
patent: 5381365 (1995-01-01), Ajika et al.
patent: 5591664 (1997-01-01), Wang et al.
patent: 5595929 (1997-01-01), Tseng
patent: 5652164 (1997-07-01), Dennison et al.
patent: 5661063 (1997-08-01), Lee
patent: 5665624 (1997-09-01), Hong
patent: 5670404 (1997-09-01), Dai
patent: 5672533 (1997-09-01), Arima et al.
patent: 5677220 (1997-10-01), Shono et al.
patent: 5677227 (1997-10-01), Yang et al.
patent: 5677867 (1997-10-01), Hazani
patent: 5679595 (1997-10-01), Chen et al.
patent: 5679598 (1997-10-01), Yee
patent: 5849624 (1998-12-01), Fazan et al.

Affiliated with

Also associated with

Rating

Self-aligned storage node definition in a DRAM that exceeds the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned storage node definition in a DRAM that exceeds the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned storage node definition in a DRAM that exceeds the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2067948