Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-21
2000-12-12
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438291, 438299, H01L 21336
Patent
active
061598070
ABSTRACT:
A method of making a self-aligned dynamic threshold field effect device having a dynamic threshold voltage includes depositing a mandrel layer on the surface of an SOI substrate, then etching a gate opening in the mandrel layer. The gate opening is narrowed by depositing spacer material and a highly doped region, forming a low resistance body region, is created by ion implantation. The narrowed gate opening prevents the low resistance body from connecting the source/drain regions to be formed on opposite sides of the gate structure. A gate is formed by depositing a dielectric layer in the gate opening, and adding a layer of gate material, then chemical-mechanical polishing to the level of the mandrel layer, then removing the mandrel layer. Conventional processing is then used to create source/drain diffusion regions. The gate is connected to the body by creating a contact region at one end of the gate. The invention includes the device made by the method. The device needs less surface area than previous devices of this type due to the low resistance body and the connection region located at one end of the gate structure, and the method self-aligns the gate and the body region, while accurately controlling their relative sizes.
REFERENCES:
patent: 5082794 (1992-01-01), Pfiester et al.
patent: 5266507 (1993-11-01), Wu
patent: 5273921 (1993-12-01), Neudeck et al.
patent: 5374574 (1994-12-01), Kwon
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5510278 (1996-04-01), Nguyen et al.
patent: 5559368 (1996-09-01), Hu et al.
patent: 5573961 (1996-11-01), Hsu et al.
patent: 5670401 (1997-09-01), Tseng
patent: 5686321 (1997-11-01), Ko et al.
patent: 5750430 (1998-05-01), Son
patent: 5851883 (1998-12-01), Gardner et al.
patent: 5856226 (1999-01-01), Wu
Wolf, S.; Silicon Processing for the VLSI Era vol. 2: Process Integration, Sunset Beach, CA, 1990, pp. 321-322.
IEE Transactions on Electron Devices, "Deep Submicrometer Double-Gate Fully-Depleted SOI PMOS Devices: A Concise Short-Channel Effect Threshold Voltage Model Using a Quasi-2D Approach", vol. 43, No. 9, Sep. 1996; p. 1387.
Bryant Andres
Nowak Edward J.
International Business Machines - Corporation
Lattin Christopher
Niebling John F.
Peterson Peter W.
Shkurko Eugene I.
LandOfFree
Self-aligned dynamic threshold CMOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned dynamic threshold CMOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned dynamic threshold CMOS device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216209