Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-06-06
2006-06-06
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000, C714S729000
Reexamination Certificate
active
07058868
ABSTRACT:
Circuits and methods to enhance scan testing by controlling clock pulses that are provided to memory devices within an integrated circuit are provided. An integrated circuit is provided that includes a scan testing clock control circuit and a memory bypass enable contact point. The scan testing clock control circuit enables control of a clock input signal to one or more memory devices within the integrated circuit. In one embodiment the scan testing clock control circuit includes a latch, and two AND gates. A scan test mode input and a memory bypass enable input are used to determine whether the memory will be permitted to receive a clock signal. Methods for scan testing using a scan testing clock control circuit are also provided.
REFERENCES:
patent: 4493077 (1985-01-01), Agrawal et al.
patent: 5235600 (1993-08-01), Edwards
patent: 5621651 (1997-04-01), Swoboda
patent: 5812562 (1998-09-01), Baeg
patent: 6452435 (2002-09-01), Skergan et al.
patent: 6539497 (2003-03-01), Swoboda et al.
patent: 6760866 (2004-07-01), Swoboda et al.
patent: 6861867 (2005-03-01), West et al.
Broadcom Corporation
Sterne Kessler Goldstein & Fox P.L.L.C.
Ton David
LandOfFree
Scan testing mode control of gated clock signals for memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan testing mode control of gated clock signals for memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan testing mode control of gated clock signals for memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3666923