Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2009-07-16
2011-11-01
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S700000
Reexamination Certificate
active
08051347
ABSTRACT:
Scan-enabled method and system for testing a system-on-chip (SoC). The method includes electronically determining a slack in a signal at each port of a core of the SoC. The SoC includes multiple cores. Each core includes input ports and output ports. The method also includes selecting flip-flops for each port if the slack does not exceed a slack threshold. Further, the method includes integrating a wrapper cell to each port for which the slack exceeds the slack threshold. Moreover, the method includes coupling integrated wrapper cells and selected flip-flops corresponding to the input ports to form at least one input scan chain for the core, and corresponding to the output ports to form at least one output scan chain for the core. The method also includes testing the SoC using the at least one input scan chain and the at least one output scan chain of each core.
REFERENCES:
patent: 5490268 (1996-02-01), Matsunaga
patent: 6397362 (2002-05-01), Ishiyama
patent: 6615392 (2003-09-01), Nadeau-Dostie et al.
patent: 6728914 (2004-04-01), McCauley et al.
patent: 6874108 (2005-03-01), Abramovici et al.
patent: 7065683 (2006-06-01), Sluiter et al.
patent: 7290183 (2007-10-01), Shimamura
patent: 7765446 (2010-07-01), Nobekawa
patent: 7900163 (2011-03-01), Weiner et al.
Narasingarao Bindu Dibbur
Patil Viraj Narendra
Varadarajan Devanathan
Brady W. James
Kerveros James C
Stephens Dawn V.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Scan-enabled method and system for testing a system-on-chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan-enabled method and system for testing a system-on-chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan-enabled method and system for testing a system-on-chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4311246