Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-10-24
2006-10-24
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C341S061000
Reexamination Certificate
active
07127651
ABSTRACT:
A sampling rate converter includes a chain of identical cells connected in series. An input of a first cell of the chain receives input digital sampling values according to an input frequency. An output of the first cell then delivers output digital sampling values according to an output frequency. The input and output digital sampling values correspond to identical respective reconstruction curves, and the output frequency may be greater than or less than the input frequency. Each cell includes a storage element, two multipliers and two adders.
REFERENCES:
patent: 5068716 (1991-11-01), Takayama et al.
patent: 5204676 (1993-04-01), Herrmann
patent: 5481267 (1996-01-01), Miyabe et al.
patent: 5559513 (1996-09-01), Rothermel et al.
patent: 5751615 (1998-05-01), Brown
patent: 5818888 (1998-10-01), Holmqvist
patent: 5925093 (1999-07-01), Yasuda
patent: 6041339 (2000-03-01), Yu
patent: 6549456 (2003-04-01), Werner et al.
patent: 6590510 (2003-07-01), Woog
patent: 7035888 (2006-04-01), Lee
patent: WO 98/19396 (1998-05-01), None
Preliminary French Search Report, FR 0309828, dated Feb. 27, 2004.
Jenkens & Gilchrist
STMicroelectronics S.A.
Ton David
LandOfFree
Sampling rate converter for both oversampling and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sampling rate converter for both oversampling and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampling rate converter for both oversampling and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3714512