Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-06-17
2008-06-17
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S591000, C438S696000, C438S725000, C438S781000
Reexamination Certificate
active
07387927
ABSTRACT:
A metal layer is formed on a dielectric layer, which is formed on a substrate. After forming a masking layer on the metal layer, the exposed sides of the dielectric layer are covered with a polymer diffusion barrier.
REFERENCES:
patent: 4528066 (1985-07-01), Merkling et al.
patent: 5378653 (1995-01-01), Yanagida
patent: 5854134 (1998-12-01), Lan et al.
patent: 5866448 (1999-02-01), Pradeep et al.
patent: 6242350 (2001-06-01), Tao et al.
patent: 6303482 (2001-10-01), Wu et al.
patent: 6579812 (2003-06-01), Chen
patent: 6667243 (2003-12-01), Ramsbey et al.
patent: 6686292 (2004-02-01), Yang et al.
patent: 6777299 (2004-08-01), Chiu et al.
patent: 6875706 (2005-04-01), Lee et al.
patent: 6955177 (2005-10-01), Chiu et al.
patent: 7087563 (2006-08-01), Iwamoto et al.
patent: 2005/0112817 (2005-05-01), Cheng et al.
patent: 2006/0071275 (2006-04-01), Brask et al.
patent: 2006/0144421 (2006-07-01), Matsuo et al.
patent: 2006/0189143 (2006-08-01), Tsai et al.
patent: 2006/0226470 (2006-10-01), Cho et al.
patent: 2006/0287208 (2006-12-01), Lee et al.
patent: 2007/0051700 (2007-03-01), Lee et al.
patent: 2007/0228002 (2007-10-01), Geng et al.
patent: 200109535 (2001-12-01), None
“Polymer Residue Removal Method in Poly Si Gate Self Alignment Process,” IBM Technical Disclosure Bulletin; vol. 37, Issue No. 2A; Feb. 1, 1994; pp. 61-62.
Chau et al., “A Method for Making a Semiconductor Device with a Metal Gate Electrode”, U.S. Appl. No. 10/805,880, filed Mar. 22, 2004.
Brask Justin K.
Chau Robert S.
Datta Suman
Doczy Mark L.
Kavalieros Jack
Intel Corporation
Thomas Toniae M.
Trop Pruner & Hu P.C.
Wilczewski M.
LandOfFree
Reducing oxidation under a high K gate dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing oxidation under a high K gate dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing oxidation under a high K gate dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2803422