Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-03-28
2008-10-07
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S030000
Reexamination Certificate
active
07434124
ABSTRACT:
A test system and method of configuring therefor. A test system includes a plurality of interface circuits for communicating with a device under test (DUT). The test system further includes a first memory for storing test vectors, a second memory for storing selection codes, and a third memory for storing configuration sets. Each selection code indicates an association between a test vector and a configuration set. Each configuration set may be associated with one or more of the test vectors. The configuration sets include information for configuring the interface circuits during communications between the test system and the DUT for each test vector. Each configuration set in the third memory is unique with respect to the other configuration sets, and the number of configuration sets may be less than the number of test vectors.
REFERENCES:
patent: 6202186 (2001-03-01), Oonk
patent: 6486493 (2002-11-01), Arimoto et al.
patent: 6499126 (2002-12-01), Tsuto
patent: 7032145 (2006-04-01), Burlison
patent: 7092837 (2006-08-01), Lanier et al.
patent: 7266587 (2007-09-01), Rowlands
patent: 7277307 (2007-10-01), Yelluru
patent: 7280420 (2007-10-01), Santin
Baker Daniel J.
Nishiguchi Ciro T.
White J. Christopher
Heter Erik A.
Hood Jeffrey C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
National Instruments Corporation
Ton David
LandOfFree
Reduced pattern memory in digital test equipment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced pattern memory in digital test equipment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced pattern memory in digital test equipment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3997239