Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-05-10
2005-05-10
Cao, Phat X. (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S243000
Reexamination Certificate
active
06890815
ABSTRACT:
A method of forming borderless contacts and a borderless contact structure for semiconductor devices. A preferred embodiment comprises using a second etch selectivity material disposed over a first etch selectivity material to preserve the first etch selectivity material during the etch processes for the various material layers of the semiconductor device while forming the borderless contacts.
REFERENCES:
patent: 6339241 (2002-01-01), Mandelman et al.
patent: 6660581 (2003-12-01), Yang et al.
patent: 6727541 (2004-04-01), Nishikawa
Clevenger Larry
Divakaruni Rama
Dobuzinsky David
Faltermeier Johnathan
Maldei Michael
Cao Phat X.
Infineon - Technologies AG
Slater & Matsil L.L.P.
LandOfFree
Reduced cap layer erosion for borderless contacts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced cap layer erosion for borderless contacts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced cap layer erosion for borderless contacts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3378472