Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-06-08
2001-02-27
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C365S156000, C365S053000, C257S499000, C257S508000
Reexamination Certificate
active
06194276
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to semiconductor memory devices, and more particularly, to a radiation hardened semiconductor static random access memory cell.
BACKGROUND OF THE INVENTION
Semiconductor memory devices used in outer space, for example, in a satellite, are subjected to severe environmental conditions that may compromise the integrity of the stored data, or cause the memory devices to fail. In many cases, the memory devices are part of a larger embedded system, where the memory device is just one of many devices sharing the same die. The integrity of the memory devices used in outer space applications is critical because the information stored by the memory devices may be related to critical functions, such as guidance, positioning, and transmitting and receiving data from a ground base station. Furthermore, semiconductor memory devices for use in space applications should remain functional for the lifetime of the satellite, which may be as long as several years. Contrast this with applications where the memory devices are also subjected to harsh operating conditions, such as guidance systems in missiles, but only for a relatively short time period.
One cause of errors in semiconductor memory devices that are used in outer space applications is due to high-energy particles impinging on the memory device. There are several forms of high energy particles in outer space. For example, there are alpha particles and gamma rays, to name a couple. These high-energy particles strike the semiconductor material on which the memory devices are formed with enough energy to cause the generation of electron-hole pairs. The resulting charge carriers are often trapped in the various oxide layers of the memory devices. In the case of metal oxide semiconductor (“MOS”) transistors, charges trapped in the gate oxide will shift the threshold voltage. Vt, of the transistor. As a result, leakage currents of the transistors, and consequently, of the memory devices may increase. Where the transistor is used as a transfer gate for a conventional memory cell, the increased leakage current may compromise the integrity of the data stored by the data storage node, such as a capacitor, by allowing the charge representing the data to dissipate.
The frequency or number of charges trapped in an oxide layer is proportional to the thickness of the oxide layer. Consequently, oxides having a greater thickness will, on the average, have a greater number of trapped charges. In the case where the oxide is relatively thick, for example, approximately 4000-5000 Å, charge trapped in the oxide will result in a much more dramatic shift in the leakage current characteristics than for an active transistor having a relatively thin gate oxide. Such an application of thick oxide is for isolating active transistor areas in which memory cells may be formed, for example, regions of local oxidation of silicon (“LOCOS”). The accumulating charge trapped in the LOCOS region may become great enough to cause a conduction channel to form below the LOCOS region, and consequently allow current to leak between neighboring active transistor regions.
As mentioned previously, transistors in the active region of a memory device, which typically have gate oxides that are much thinner than the oxides of the LOCOS region, will have shifting Vts as a result of the trapped charges in the gate oxide. A method that has been used to accommodate the shifting Vts is to raise the Vts of the active transistors so that the relative changes in the Vts due to the trapped charges are minor. Thus, the effect that trapped charges will have on the overall performance of the memory devices is minimized. However, the aforementioned technique is not as effective when applied to LOCOS isolation regions. Although the Vt of the incidental transistor of the LOCOS isolation regions may be adjusted so that the Vt shift due to charge trapped in the thick oxide is relatively small, the resulting isolation region will have an unacceptably low breakdown voltage.
Another technique used to accommodate charge trapped in a thick LOCOS isolation region is to create a two-layer oxide isolation structure. A relatively thin layer of oxide of approximately 500 Å is grown in the isolation region, followed by the formation of a relatively thick layer of phosphorous doped oxide of approximately 4000 Å over the relatively thin layer of oxide. The phosphorous doped oxide is subsequently densified by baking. The resulting structure minimizes the effect trapped positive charges have on the leakage characteristics of the isolation region by neutralizing the trapped positive charges with the abundance of electrons of the relatively thick phosphorous doped oxide. However, this approach is limited by the doping concentration of the relatively thick oxide layer. That is, the greater the level of impurities, the greater the diffusion of the impurities from the thick oxide into the adjacent layers.
Another approach taken in providing semiconductor memory devices suitable for use in space applications is through a method of trial and error. Samples of potentially applicable semiconductor memory devices are taken from several different process lots and subjected to severe radiation conditions that simulate the environment of outer space. The sample devices are subsequently tested for functionality and reliability. Those memory devices from the process lots having samples surviving the testing are judged to be acceptable for use in applications in outer space. However, this approach merely screens existing memory devices for those which may be sufficient for use in outer space applications, and consequently, the quantity of satisfactory memory devices produced by this method is subject to the unpredictable nature of semiconductor processing.
Therefore, there is a need for a semiconductor memory device having reliable data retention over a sufficiently long period of time for use in applications subjected to severe radiation environments, such as outer space.
SUMMARY OF THE INVENTION
According to the present invention, a semiconductor memory includes static random access memory (“SRAM”) cells formed on a substrate and arranged in a matrix where each memory cell has data storage nodes that are selectively coupled through transfer gates to a respective sense node. The data storage nodes are electrically isolated from each other, and the data storage nodes of adjacent memory cells by an active gate isolation structure that is formed in between the nodes and coupled to a voltage potential. The active gate isolation structure prevents a conductive channel extending between the data storage nodes of the memory cells from forming. The data storage nodes of the memory cells may be further isolated from one another by an oxide isolation structure formed in series with the active gate isolation structure and in between the data storage nodes.
REFERENCES:
patent: 4095251 (1978-06-01), Dennard et al.
patent: 4141027 (1979-02-01), Baldwin et al.
patent: 4262298 (1981-04-01), Tuan et al.
patent: 4513304 (1985-04-01), Takemae
patent: 4561170 (1985-12-01), Doering et al.
patent: 4570331 (1986-02-01), Eaton, Jr. et al.
patent: 4853894 (1989-08-01), Yamanaka et al.
patent: 4900693 (1990-02-01), Manning
patent: 4960725 (1990-10-01), Noguchi
patent: 4994893 (1991-02-01), Ozaki et al.
patent: 4996575 (1991-02-01), Ipri et al.
patent: 4998161 (1991-03-01), Kimura et al.
patent: 5043790 (1991-08-01), Butler
patent: 5067000 (1991-11-01), Eimori et al.
patent: 5104822 (1992-04-01), Butler
patent: 5151759 (1992-09-01), Vinal
patent: 5162890 (1992-11-01), Butler
patent: 5164803 (1992-11-01), Ozaki et al.
patent: 5164806 (1992-11-01), Nagatomo et al.
patent: 5221419 (1993-06-01), Beckett
patent: 5225704 (1993-07-01), Wakamiya et al.
patent: 5320975 (1994-06-01), Cederbaum et al.
patent: 5550397 (1996-08-01), Lifshitz et al.
patent: 5633524 (1997-05-01), Ueda et al.
patent: 41 16 690 A1 (1991-11-01), None
patent: 0 150 993 A3 (1985-08-01), None
patent: 0 321 738 A3 (1989-06
Chan Tsiu C.
Zamanian Mehdi
Blum David S
Bowers Charles
Carlson David V.
Galanthay Theodore E.
Jorgenson Lisa K.
LandOfFree
Radiation hardened semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Radiation hardened semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Radiation hardened semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2609759