Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-08-04
2000-08-01
Smith, Matthew
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438257, 438266, 438294, 438296, 257288, 257315, 257318, H01L 21336, H01L 2972, H01L 218239
Patent
active
060966041
ABSTRACT:
This invention relates to the new reversed flash memory device which has improved electrical performance, yield and reliability because of better control of the dielectric interfaces resulting from first making the poly 2 control gate within the silicon substrate. The reverse structure is novel, as are the described process methods for forming the reverse stacking order.
Shallow trenched isolation (STI) is first formed in the p-silicon substrate and encompasses the poly 2 control gate region; then the interpoly dielectric is grown/deposited on that single crystal silicon substrate. The floating poly 1 is formed on top of this uniform interpoly dielectric that has well-controlled surface smoothness. The tunnel oxide layer is formed on the floating poly 1 layer, and the source/drain is implanted on a straddling additional poly layer. There are fewer edges and associated stress weaknesses in the dielectric breakdown of both the reversed interpoly dielectric and the floating tunnel oxide. The results are improved electrical quality and more acceptable electrical parameters, including reversed flash memory devices with gate length dimensions below 0.35 microns.
REFERENCES:
patent: 4111720 (1978-09-01), Michel et al.
patent: 4957877 (1990-09-01), Tam et al.
patent: 4975383 (1990-12-01), Baglee
patent: 5371704 (1994-12-01), Okazawa
patent: 5479368 (1995-12-01), Keshtbod
patent: 5488244 (1996-01-01), Quek et al.
patent: 5587332 (1996-12-01), Chang et al.
patent: 5851881 (1998-12-01), Lin et al.
patent: 5929479 (1999-07-01), Oyama
Kato et al., "A Shallow-Trench-Isolation Flash Memory Technology with a Source-Bias Programming Method", IEDM, pp. 177-180, 1996.
Cha Cher Liang
Chor Eng Fong
Xie Zhifeng Joseph
Zhang Anqing
Chartered Semiconductor Manufacturing Ltd
Institute of Microelectronics
Malsawma Lex H.
Nanyang Technological University of Singapore
Pike Rosemary L.S.
LandOfFree
Production of reversed flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Production of reversed flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Production of reversed flash memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-663127