Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Patent
1995-12-22
2000-11-28
Bowers, Charles
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
438674, 438786, 438789, 427577, 427579, B05D 306
Patent
active
061535370
ABSTRACT:
A method for manufacturing a semiconductor device having improved adhesion at an interface between layers of dielectric material, comprising the steps of forming a first layer of dielectric material on at least one part of a structure defined in a semiconductor substrate and forming a second dielectric material layer superimposed on the least one part of the first layer. The method further includes the step of forming, in the part where the first and second layers are superimposed, an intermediate adhesion layer comprising a ternary compound of silicon, oxygen and carbon. The formation of the adhesion layer takes place at low temperature and in an atmosphere kept essentially free of oxidative substances different from those serving to provide the silicon and the carbon to the layer. Preferably the layer is formed by the plasma enhanced chemical vapour deposition technique. The ternary dielectric compound of silicon, oxygen and carbon obtained is preferably useful to aid in adhesion between layers of dielectric materials, particularly in semiconductor devices. Alternatively, in another embodiment of the invention, in a process which is more generally useful for deposition of a dielectric material layer comprising silicon, the layer is formed at low temperature by the chemical vapour deposition technique, preferably plasma enhanced, in an atmosphere kept essentially free of exogenous oxidative substances, (i.e., in which the oxidizer is contained in the molecules used to provide the species of atoms other than oxygen comprised in the layer).
REFERENCES:
patent: 5362686 (1994-11-01), Harada
patent: 5627403 (1997-05-01), Bacchetta et al.
patent: 5840374 (1998-11-01), Ito et al.
Patent Abstracts of Japan, vol. 18, No. 518 (E-1612) Sep. 29, 1994 & JP-A-06 181 201 (Kawasaki Steel) & Database WPI, Week 9430, Derwent Publications Ltd., London, GB; AN 94-246345 & JP-A-6 181 201.
Patent Abstracts of Japan, vol. 14, No. 491 (M-1040) Oct. 25, 1990 & JP-A-02 200 454 (NEC) & Database WPI, Week 9038, Derwent Publications Ltd., London, GB; AN 90-285971 & JP-A-2 200 454.
Bacchetta Maurizio
Queirolo Giuseppe
Zanotti Luca
Bowers Charles
Galanthay Theodore E.
Kilday Lisa
Morris James H.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Process for the production of a semiconductor device having bett does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for the production of a semiconductor device having bett, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for the production of a semiconductor device having bett will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1725584