Process for producing semiconductor integrated circuit device

Details Process for producing semiconductor integrated circuit device Process for producing semiconductor integrated circuit device

2000-02-04

2004-02-17

Kang, Donghee (Department: 2811)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S153000, C438S154000, C438S651000, C438S682000, C257S351000, C257S369000

Reexamination Certificate

active

06693001

ABSTRACT:

TECHNICAL FIELD
This invention relates to fabrication of a semiconductor integrated circuit device. More particularly, this invention relates to a technology which will be effective when applied to a “Salicide” (self-aligned silicide) process using a Co (cobalt) film formed by sputtering.
BACKGROUND OF THE INVENTION
Polycrystalline silicon and Al (aluminum) have been used mainly in the past as electrode and wiring materials of semiconductor integrated circuits formed on a Si (silicon) substrate. As semiconductor devices have been scaled down in recent years, however, attempts have been made to introduce refractory metals such as W (tungsten), Ti (titanium), cobalt, etc, and their silicide compounds, as new electrode and wiring materials because these metals and metal compounds have a lower resistance than Si and a higher electromigration resistance than Al.
The refractory metal (silicide) film for these electrode and wiring materials is formed on a semiconductor wafer by sputtering, in argon, a target that is prepared by sintering powder formed of a refractory metal (silicide).
Japanese Patent Laid-Open Nos. 192974/1994, 192979/1994 and 3486/1995 disclose a technology for producing high purity Co which reduces its impurity contents, particularly the Ni (nickel) and Fe (iron) contents, and has a purity of over 99.999% (5N), by an electrolytic refining process. This high purity Co is applied to the production of a Co target for forming a Co film used for the electrodes and wiring lines (electrodes, gates, wiring lines, devices, protective films, etc.) of semiconductor devices.
Japanese Patent Laid-Open No. 1370/1993 describes a method of producing a refractory metal silicide target for sputtering, which method is capable of restricting the formation of particles that would otherwise result in breakage and a short-circuit of the electrodes and wiring lines. This publication mentions W, Mo (molybdenum), Ta (tantalum), Ti, Co and Cr (chromium) as the refractory metals.
A refractory metal silicide film can be formed by a refractory metal film to react with silicon, besides the method described above that uses the target of the refractory metal silicide.
Japanese Patent Laid-Open No. 321069/1995 describes a so-called “Salicide process” which comprises the steps of forming a Co—Ti film on the entire surface of a semiconductor substrate, on which MOSFETs (Metal Oxide Semiconductor Field Effect transistors) are formed, by a magnetron sputtering process using a composite metal target constituted by 20 atom % of a ferromagnetic material, such as Co, and 80 atom % of a paramagnetic material such as Ti, and then conducting heat-treatment so as to form a Co silicide-Ti silicide mixture layer on the polycrystalline silicon gates as well as on the sources and drains, followed by removing unreacted portions of the mixture layer by etching, and conducting again the heat-treatment to thereby reduce the resistance of the mixture layer.
SUMMARY OF THE INVENTION
In order to achieve a high operation speed, high performance and low power consumption of large-scale semiconductor devices using very small MOSFETs fabricated by a deep sub-micron design rule of not greater than 0.25 &mgr;m, for example, it is essentially necessary to achieve a high-speed operation of discrete MOSFETs, in addition to a reduction of the delay in wiring lines. In this regard, the source/drain resistance of the MOSFET increases when the MOSFET is scaled down, and this increase in the resistance is a critical factor that impedes the high-speed operation of the transistors. In the case of low power consumption devices for driving the transistors at a low voltage of 2 V or below, in particular, an improvement of a operation speed of the discrete MOSFET is a critical problem.
When the MOSFET is driven at the low voltage of 2 V or below, it becomes difficult to control a threshold voltage (Vth) in a buried channel type structure, in which the gate electrode is constituted by n type polycrystalline silicon, as is the case with p channel MOSFETs of the prior art. Therefore, how to control the threshold voltage is another problem.
The inventors of the present invention have examined the introduction of the Salicide process for forming a low-resistance high melting silicide layer on the polycrystalline silicon gates and on both source and drain so as to solve the problem of the high-speed operation of the MOSFET. The inventors have selected Co (cobalt) that provides a low resistance silicide of about 15 &mgr;&OHgr;cm as a refractory metal material. To control the threshold voltage of the MOSFET, on the other hand, the inventors have attempted to introduce a dual-gate CMOS structure in which the gate electrode of p channel MOSFETs is constituted into a surface channel type by p type polycrystalline silicon while the gate electrode of n channel MOSFETs is constituted into the surface channel type by n type polycrystalline silicon. To introduce this dual-gate CMOS structure, the connection method of the p type polycrystalline silicon gate and the n type polycrystalline silicon gate becomes the problem, but this problem can be solved by combining this structure with the Salicide process for forming the silicide layer on the polycrystalline silicon gates.
The process for forming the Co silicide layer on the polycrystalline silicon gates and on the source and drain of the MOSFET is as follows.
First, a Co film is deposited on a semiconductor substrate having MOSFETs formed thereon, by a sputtering process using a Co target, and heat-treatment is then effected so as to permit Co and Si to react with each other and to thereby form a Co silicide layer on the surface of each of the gate, source and drain (first heat-treatment). The Co silicide obtained at this time is a mono-silicide (CoSi) having a relatively high resistance of 50 to 60 &mgr;&OHgr;cm. After the unreacted Co film is removed by wet etching, heat-treatment is carried out once again to cause the phase transition of the mono-silicide to a di-silicide (CoSi
2
) having a low resistance (second heat-treatment).
When the present inventors have carried out the first heat-treatment for the Co film formed by using a Co target having a purity of 99.9%, however, the film thickness of the resulting Co mono-silicide (CoSi) exhibits high dependence on the temperature change of the heat-treatment. More concretely, a phenomenon is observed in which the film thickness becomes greater with a higher heat-treatment temperature and smaller with a lower heat-treatment temperature. Consequently, the film thickness cannot be controlled stably. Presumably, such a variation of the film thickness results mainly from silicidization of a part of the impurity transition metals, such as Fe and Ni, contained in the Co target.
The result of the studies described above suggests that in order to obtain a Co silicide layer having a low resistance, the film thickness of the mono-silicide layer must be made sufficiently large by setting the temperature of the first heat-treatment to a high level. When the film thickness of the mono-silicide layer becomes large, however, a junction leakage current increases in 0.25 &mgr;m MOS devices in which the source-drain p-n junction is shallower than 0.3 &mgr;m. It is assumed that excessive inter-lattice Si formed by the reaction between Co, which enters the substrate, and Si, gathers and grows to thereby invite this increase in the junction leakage current.
If the first heat-treatment temperature is raised, an undesirable silicidization reaction is likely to occur at the source-drain end portion and to result in so-called “creep-up”, or a phenomenon occurs in which the silicide layer extends up to the field insulating film and the gate side wall insulating film. As a result, short-circuit develops in MOSFETs of a very small size between the gate and the source, between the gate and the drain and between the sources and the drains of adjacent MOSFETs. When the first heat-treatment is applied to the dual gate CMOSs, in particular, B (boron) as the impurity in p type polycrystalli

Affiliated with

Also associated with

Rating

Process for producing semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for producing semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for producing semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3307826