Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-07-21
2001-10-09
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S238000, C438S383000, C438S682000
Reexamination Certificate
active
06300181
ABSTRACT:
TECHNICAL FIELD
The invention relates to a process for manufacturing an electronic device including MOS transistors with salicided junctions.
BACKGROUND OF THE INVENTION
As is known, some applications require logic components providing a high signal transmission speed. This high speed is generally achieved by using the technique of salicidation comprising forming a layer of self-aligned metallic silicide (known as “salicide” from “self-aligned silicide”) on the junctions with the purpose of reducing the resistivity thereof. The silicide layer is formed by depositing a metal layer (preferably of titanium (TiSi
2
), cobalt or titanium-cobalt) on the entire surface of the device and carrying out a heat treatment step that causes the metal to react with the silicon, left bare on the junctions and the gate regions, and causes the formation of metallic silicide in those regions. The metal does not react on the zones of the device which are covered by silicon oxide. The metal that has not reacted is then removed by etching with a suitable solution which leaves the metallic silicide intact. In this way both the gate regions of multicrystal silicon and the junctions come to have in parallel a metallic silicide layer of low resistivity (approx. ¾ &mgr;&OHgr;/square) which permits a reduction of the series resistance to the transistors and the short-circuiting of the source regions of the transistors with the substrate contacts without using metallic interconnections, providing greater freedom in the positioning of the contacts to the transistors. The “salicide” technique is described, for example, in the article “Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor technologies” by R. A. Haken in J. Vac. Sci. Technol. B, Vol. 3, No. 6, November/December 1985 and in “Self-aligned silicidation for sub half micron technologies” by K. Maex, Conference Proceedings, ULSI-X, 1995, pp. 405-414.
There are also various families of devices (non-volatile memories, smart cards etc.) for which resistors with high resistance values are required; on the other hand, manufacture of such resistors is particularly complex in processes in which the salicidation of the junctions is required at the same time.
In fact, current processes for manufacturing lightly doped and high precision resistors provide for forming LDD (Lightly Doped Drain) transistors in which source and drain junctions are formed with a gradual profile by a first implant of ionic dopants that is lighter and self-aligned with the gate and a second, heavier, implant self-aligned with spacer elements. The lightly doped precision resistors are formed during the first implant, self-aligned with a polysilicon ring; the second heavy implant is then screened in the zone of the resistors by a suitable mask. The heavy implant is made only in the region around the contact to ensure a good contact.
The salicidation process presents problems if the underlying silicon is lightly doped and is not therefore compatible with forming lightly doped resistors. Furthermore, the resistance is greatly reduced if salicide is present. This implies that it is necessary to avoid the salicidation of lightly doped resistors.
SUMMARY OF THE INVENTION
The object of the invention is to provide a process for manufacturing an electronic device comprising both lightly doped, non-salicided resistors and MOS transistors, particularly LDD, using the salicide technique.
The invention provides a process for manufacturing an electronic device including MOS transistors with salicided junctions and the electronic device thus obtained.
REFERENCES:
patent: 4339869 (1982-07-01), Reihl et al.
patent: 4830976 (1989-05-01), Morris et al.
patent: 4906589 (1990-03-01), Chao
patent: 5001082 (1991-03-01), Goodwin-Johansson
patent: 5286659 (1994-02-01), Mitani et al.
patent: 5346833 (1994-09-01), Wu
patent: 5474941 (1995-12-01), Mitani et al.
patent: 5496750 (1996-03-01), Moslehi
patent: 5621232 (1997-04-01), Ohno
patent: 5670812 (1997-09-01), Adler et al.
patent: 5705405 (1998-01-01), Cunningham
patent: 5717223 (1998-02-01), Hack et al.
patent: 5773339 (1990-03-01), Okamoto
patent: 5780349 (1990-03-01), Naem
patent: 5994228 (1999-11-01), Jeng et al.
patent: 6015753 (2000-01-01), Lin et al.
patent: 6051864 (2000-04-01), Hodges et al.
patent: 6069398 (2000-03-01), Kadosh et al.
patent: 0 455 376 A2 (1991-11-01), None
patent: 0 545 363 A1 (1993-06-01), None
patent: 63-204638 (1988-08-01), None
patent: 7-211915 (1995-08-01), None
Patent Abstracts of Japan vol. 018, No. 066 (E-1501), Feb. 3, 1994 & JP 05 283427 A(Hitachi LTI Oct. 29, 1993.
Min Ye et al: “Formation of TITI2 and Shallow Junction by As + Ion-Beam Mixing and Infrare Rapid Heat Treatment”, IEEE Transactions on Electron Devices, BD. 36, NR. 3, Mar. 1, 1989, P 514-521, XP000001208.
Maier G et al: “Manufacturing Process A-SI: H-TFTS Using Ion Implantation Through the Drain and Source Elctrodes”, International Display Workshop, Nagoya, Japan, Nov. 19-21 1997, pp. 873-874, XP002114339.
Dalla Libera Giovanna
Galbiati Nadia
Patelmo Matteo
Vajana Bruno
Bowers Charles
Galanthay Theodore E.
Schillinger Laura M
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Process for manufacturing an electronic device including MOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing an electronic device including MOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing an electronic device including MOS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2580207