Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-10-18
2005-10-18
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S786000
Reexamination Certificate
active
06955965
ABSTRACT:
Process for fabricating a charge trapping dielectric flash memory device including steps of providing a semiconductor substrate; forming on the semiconductor substrate a bottom oxide layer; depositing on the bottom oxide layer a nitride layer, the deposited nitride layer having a first hydrogen content; and applying a treatment to reduce the first hydrogen content to a second hydrogen content.
REFERENCES:
patent: 5284549 (1994-02-01), Barnes et al.
patent: 5648113 (1997-07-01), Barbee et al.
patent: 5707901 (1998-01-01), Cho et al.
patent: 5840600 (1998-11-01), Yamazaki et al.
patent: 5872387 (1999-02-01), Lyding et al.
patent: 5970384 (1999-10-01), Yamazaki et al.
patent: 6022799 (2000-02-01), Foote et al.
patent: 6037003 (2000-03-01), Gordon et al.
patent: 6180190 (2001-01-01), Gordon
patent: 6190966 (2001-02-01), Ngo et al.
patent: 6194784 (2001-02-01), Parat et al.
patent: 6306777 (2001-10-01), Ogle, Jr. et al.
patent: 6319775 (2001-11-01), Halliyal et al.
patent: 6319809 (2001-11-01), Chang et al.
patent: 6468599 (2002-10-01), Terada
patent: 6479379 (2002-11-01), Reinberg
patent: 6740605 (2004-05-01), Shiraiwa et al.
patent: 6750157 (2004-06-01), Fastow et al.
patent: 6767796 (2004-07-01), Ito et al.
patent: 6797650 (2004-09-01), Wang et al.
patent: 6803265 (2004-10-01), Ngo et al.
patent: 2002/0068229 (2002-06-01), Westerman et al.
U.S. Appl. No. 10/731,494, filed Dec, 9, 2003, entitled “Improved Process for Fabrication of Spacer Layer with Reduced Hydrogen Content in Semiconductor Device.”
Halliyal Arvind
Kamal Tazrien
Shiraiwa Hidehiko
Yang Jean Y.
FASL LLC
Le Thao P.
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
Process for fabrication of nitride layer with reduced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabrication of nitride layer with reduced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabrication of nitride layer with reduced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3476213