Process and structure for embedded DRAM

Details Process and structure for embedded DRAM Process and structure for embedded DRAM

1997-11-21

1999-12-07

Chang, Joni

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438253, H01L 218242

Patent

active

059982519

ABSTRACT:
An integrated circuit device having both an array of logic circuits and an array of embedded DRAM circuits is provided using a process that avoids some of the most significant processing challenges for embedded DRAM integration. Transfer FETs and wiring lines are provided for the embedded DRAM circuits and FETs are provided for the logic portions of the device in an initial phase of the process. The gate electrodes and source/drain regions of the logic FETs are subjected to a salicide process at this initial phase and a thick planarized oxide layer is provided over both the embedded DRAM regions and the logic circuit regions. Capacitors and logic interconnects are next formed using common etching, titanium nitride deposition and tungsten deposition steps. Contact vias are formed to expose each of the source drain regions of the DRAM transfer FETs and to expose select conductors within the logic circuits. A titanium nitride layer is deposited over the device and within the various contact vias through the planarized oxide layer. A capacitor dielectric layer is provided over the device and then the capacitor dielectric layer is selectively removed from at least the contact vias that become bit line contacts and logic interconnects. A layer of tungsten is deposited and patterned to provide upper capacitor electrodes and to complete the bit line contacts and logic interconnects. This first level tungsten layer also can provide bit line wiring. The 1/2 V.sub.cc potential for the upper capacitor electrodes can be provided to the circuit using a level of interconnect wiring also used by the logic circuits.

REFERENCES:
patent: 5399890 (1995-03-01), Okada et al.
patent: 5644151 (1997-07-01), Izumi et al.
patent: 5719079 (1998-02-01), Yoo et al.
patent: 5879981 (1999-03-01), Tanigawa
patent: 5920775 (1999-07-01), Koh

Affiliated with

Also associated with

Rating

Process and structure for embedded DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process and structure for embedded DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and structure for embedded DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-822960