Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-03-22
2011-03-22
Beausoliel, Robert (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000
Reexamination Certificate
active
07913141
ABSTRACT:
A system is disclosed for reducing current leakages in an integrated circuit (IC), the system comprises one or more separated power supply lines connecting between one or more power sources and an isolated circuitry, one or more switches on the separated power supply lines for controlling the connections between the power sources and the isolated circuitry, and one or more controllers for turning the switches on or off according to one or more predetermined conditions.
REFERENCES:
patent: 5130645 (1992-07-01), Levy
patent: 5576999 (1996-11-01), Kim et al.
patent: 6034555 (2000-03-01), Taguchi et al.
patent: 6087890 (2000-07-01), Kim
patent: 6119250 (2000-09-01), Nishimura et al.
patent: 6552445 (2003-04-01), Yang
patent: 6744274 (2004-06-01), Arnold et al.
patent: 6795355 (2004-09-01), Ooishi
patent: 6907555 (2005-06-01), Nomura et al.
patent: 6928010 (2005-08-01), Ooishi
patent: 6931344 (2005-08-01), Gotoh et al.
patent: 2002/0008999 (2002-01-01), Hidaka
patent: 2003/0201457 (2003-10-01), Lin et al.
Hou Yung-Chin
Wang Chung-Hsing
Yu Lee-Chung
Beausoliel Robert
Gandhi Dipakkumar
K&L Gates LLP
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Power gating in integrated circuits for leakage reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power gating in integrated circuits for leakage reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power gating in integrated circuits for leakage reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692221