Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-02-25
2002-06-11
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S727000, C714S729000
Reexamination Certificate
active
06405335
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to testing of integrated circuits with scan paths and particularly relates to testing integrated circuits with parallel scan distributors and collectors controlled by a controller that includes a state machine.
2. Description of the Invention
Cost effective testing of today's complex integrated circuits is extremely important to semiconductor manufacturers from a profit and loss standpoint. The increases in complexity of state-of-the-art integrated circuits is being accompanied by an ever increasing difficulty to test the integrated circuits. New test techniques must be developed to offset this increasing integrated circuit test cost, otherwise further advancements in future integrated circuit technology may be blocked. One emerging technology that is going to accelerate the complexity of integrated circuits even more is intellectual property cores. These cores will provide highly complex pre-designed circuit functions such as; DSPs, CPUs, I/O peripherals, memories, and mixed signal A/D and D/A functions. These cores will exist in a library and can be selected and placed in an integrated circuit quickly to provide a complex circuit function. The low cost testing of integrated circuits that contain highly complex core functions will be a significant challenge
SUMMARY OF THE INVENTION
The claimed invention provides an integrated circuit comprising core circuitry including functional inputs and functional outputs, an input pad and an output pad. Scan distributor circuitry connects between the input pad and, selectively, at least some of the functional inputs, typically through a multiplexer. Scan collector circuitry connects selectively between at least some of the functional outputs and the output pad, typically through a demultiplexer. Controller circuitry controls the operation of the distributor and collector. This provides for using the scan distributor and collector circuitry to test the core circuitry through its functional inputs and outputs.
On an integrated circuit with plural cores or core circuitry, each core can be provided with its own, internal scan distributor, collector, and controller circuitry. This avoids having to add the scan circuitry outside of the core circuits. The scan circuitry in the different cores are joined together by connecting together the functional inputs and outputs of the cores. This can provide a hierarchy of scan distributor, collector, and controller circuitry.
REFERENCES:
patent: 4875003 (1989-10-01), Burke
patent: 5544174 (1996-08-01), Abend
patent: 5640404 (1997-06-01), Satish
patent: 5862152 (1999-01-01), Hadly et al.
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
patent: 7-260884 (1995-10-01), None
patent: 8-254570 (1996-10-01), None
Marinissen, Erik Jan, IEEE P1500 Core Test Standardization, Philips Research Laboratories, Nov. 1997, P1500 Meeting, ITC Test Week, Washington, D.C.
Bassuk Lawrence J.
Brady W. James
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Ton David
LandOfFree
Position independent testing of circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Position independent testing of circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Position independent testing of circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2931730