Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-12-04
2004-06-01
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S529000, C438S626000, C438S627000, C438S720000, C438S721000
Reexamination Certificate
active
06743683
ABSTRACT:
TECHNICAL FIELD
This invention relates to semiconductor substrate processing.
BACKGROUND
A metal oxide field effect transistor (MOSFET) can be formed with a polysilicon gate electrode. A polysilicon gate electrode, defined by dry etching, can be used for the formation of self-aligned sources and drains. In use, polysilicon can undergo electron depletion, resulting in a reduction of effective gate thickness and of transistor speed. The polysilicon gate electrode can be removed after source and drain formation, and replaced by a metal electrode with desirable electrical characteristics. A polysilicon, not a metal, gate is formed initially, however, because it is difficult to etch metal with sufficient control of critical dimensions and with sufficient selectivity to an underlying gate oxide. Further, a metal gate electrode with a relatively low melting point would present difficulties during sidewall spacer formation, a high temperature process.
Removing the polysilicon electrode is challenging if a silicide process is used in forming the transistor, thereby resulting in the formation of a silicide layer on the top of the polysilicon electrode. Silicide is hard to etch, and it acts as a barrier to complete removal of polysilicon.
REFERENCES:
patent: 4740484 (1988-04-01), Norstrom et al.
patent: 6074921 (2000-06-01), Lin
patent: 6080655 (2000-06-01), Givens et al.
patent: 6171910 (2001-01-01), Hobbs et al.
patent: 6251778 (2001-06-01), Fang et al.
Ducroquet et al., “Full CMP Integration . . . ,” IEEE Transactions on Electron Devices, 48(8):1816-1821, 2001.
Matsuda et al., “Performance Improvement of Metal . . . ,” Symposium on VLSI Technology Digest of Technical Papers, 2001.
Ushiki et al., “Reliable Tantalum-Gate . . . ,” IEEE Transactions on Electron Devices, 44(9):1467-1472, 1997.
Yagishita et al., “Improvement of Threshold Voltage . . . ,” IEEE Transactions on Electron Devices, 48(8):1604-1611, 2001.
Planar Solutions Announces New Second Step Copper CMP Slurry, Arch SemiConductor Photopolymers: About Us.
Conaghan et al., “Applications of silicides in semiconductor processing,”.
Abstract, Cabot Microelectronics Corporation, Semicoductor Products, 2000.
Abstract, Cabot Microelectronics Corporation, FAX (Frequently Asked Questions), 2000.
Barns Chris E.
Doczy Mark
Deo Duy-Vu
Norton Nadine G.
LandOfFree
Polysilicon opening polish does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polysilicon opening polish, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polysilicon opening polish will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3293167