Plasma etching methods

Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S710000, C438S712000, C438S714000

Reexamination Certificate

active

06277759

ABSTRACT:

TECHNICAL FIELD
This invention relates to plasma etching methods.
BACKGROUND OF THE INVENTION
Plasma etchers are commonly used in semiconductor wafer processing for fabrication of contact openings through insulating layers. A photoresist layer having contact opening patterns formed therethrough is typically formed over an insulative oxide layer, such as SiO
2
and doped SiO
2
. An oxide etching gas, for example CF
4
, is provided within the etcher and a plasma generated therefrom over the wafer or wafers being processed. The etching gas chemistry in combination with the plasma is ideally chosen to be highly selective to etch the insulating material through the photoresist openings in a highly anisotropic manner without appreciably etching the photoresist itself. A greater degree of anisotropy is typically obtained with such dry plasma etchings of contact openings than would otherwise occur with wet etching techniques.
One type of plasma etcher includes inductively coupled etching reactors. Such typically include an inductive plasma generating source coiled about or at the top of the reactor chamber and an electrostatic chuck within the chamber atop which one or more wafers being processed lies. The electrostatic chuck can be selectively biased as determined by the operator. Unfortunately when utilizing etching components having both carbon and fluorine, particularly in inductively coupled etching reactors, a halocarbon polymer develops over much of the internal reactor sidewall surfaces. This polymer continually grows in thickness with successive processing. Due to instabilities in the polymer film, the films are prone to flaking causing particulate contamination. In addition, the build-up of these films can produce process instabilities which are desirably avoided.
The typical prior art process for cleaning this polymer material from the reactor employs a plasma etch utilizing O
2
as the etching gas. It is desirable that this clean occur at the conclusion of etching of the wafer while the wafer or wafers remain in situ within the reactor chamber. This both protects the electrostatic chuck (which is sensitive to particulate contamination) during the clean etch, and also maximizes throughput of the wafers being processed. An added benefit is obtained in that the oxygen plasma generated during the clean also has the effect of stripping the photoresist from the over the previously etched wafer.
However in the process of doing this reactor clean etch, there is an approximate 0.025 micron or greater loss in the lateral direction of the contact. In otherwords, the contact openings within the insulating layer are effectively widened from the opening dimensions as initially formed. This results in an inherent increase in the critical dimension of the circuitry design. As contact openings become smaller, it is not expected that the photolithography processing will be able to adjust in further increments of size to compensate for this critical dimension loss.
Accordingly, it would be desirable to develop plasma etching methods which can be used to minimize critical dimension loss of contact openings, and/or achieve suitable reactor cleaning to remove the polymer from the internal surfaces of the etching chamber. Although the invention was motivated from this perspective, the artisan will appreciate other possible uses with the invention only be limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.


REFERENCES:
patent: 4513021 (1985-04-01), Purdes et al.
patent: 4528066 (1985-07-01), Merkling et al.
patent: 5242538 (1993-09-01), Hamrah et al.
patent: 5356478 (1994-10-01), Chen et al.
patent: 5468686 (1995-11-01), Kawamoto
patent: 5514247 (1996-05-01), Shan et al.
patent: 5593540 (1997-01-01), Tomita et al.
patent: 5626775 (1997-05-01), Roberts et al.
patent: 5644153 (1997-07-01), Keller
patent: 5679215 (1997-10-01), Barnes et al.
patent: 5681424 (1997-10-01), Saito et al.
patent: 5716494 (1998-02-01), Imai et al.
patent: 5756400 (1998-05-01), Ye et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5788869 (1998-08-01), Dalton et al.
patent: 5817578 (1998-10-01), Ogawa
patent: 5830279 (1998-11-01), Hackenberg
patent: 5843226 (1998-12-01), Zhao et al.
patent: 5843239 (1998-12-01), Shrotriya
patent: 5868853 (1999-02-01), Chen et al.
patent: 5873948 (1999-02-01), Kim
patent: 5879575 (1999-03-01), Tepman et al.
patent: 5935340 (1999-08-01), Xia et al.
patent: 6136211 (2000-10-01), Qian et al.
patent: 6143665 (2000-11-01), Hsieh
U.S. application No. 09/022,813, Donohoe et al., filed Feb. 12, 1998.
U.S. application No. 09/080,656, Allen, III, filed May 18, 1998.
U.S. application No. 09/429,880, Donohoe et al., filed Oct. 29, 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Plasma etching methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plasma etching methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma etching methods will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2529096

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.