Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of...
Reexamination Certificate
2002-10-23
2004-09-28
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
C438S622000, C438S623000, C438S767000, C438S790000, C438S633000
Reexamination Certificate
active
06797643
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
Embodiments of the present invention generally relate to the fabrication of integrated circuits, and more particularly, to a process for depositing dielectric layers on a substrate.
2. Description of the Related Art
Integrated circuit geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two year/half-size rule (often called Moore's Law), which means that the number of devices on a chip doubles every two years. Today's fabrication facilities are routinely producing devices having 0.13 micrometer and even 0.1 micrometer feature sizes, and tomorrow's facilities soon will be producing devices having even smaller feature sizes.
The continued reduction in device geometries has generated a demand for films having lower k values because the capacitive coupling between adjacent metal lines must be reduced to further reduce the size of devices on integrated circuits. In particular, insulators having low dielectric constants (k), less than about 4.0, are desirable. Examples of insulators having low dielectric constants include carbon doped silicon oxide (SiCOH), fluorine-doped silicon glass (FSG) and polytetrafluoroethylene (PTFE).
Rose et al. (U.S. Pat. No. 6,068,884) proposed a method for depositing an insulator by partially fragmenting a cyclic organosilicon compound to form both cyclic and linear structures in the deposited film. However, partially fragmenting cyclic precursors is difficult to control and thus, product consistency is difficult to achieve.
Therefore, a need exists for an improved method for depositing films with lower dielectric values.
SUMMARY OF THE INVENTION
Embodiments of the present invention are generally directed to a method of depositing a low dielectric constant film on a substrate. In one embodiment, the method includes the steps of positioning the substrate in a deposition chamber, providing a gas mixture to the deposition chamber, in which the gas mixture is comprised of one or more cyclic organosilicon compounds, one or more aliphatic compounds and one or more oxidizing gases. The method further includes reacting the gas mixture in the presence of an electric field to form the low dielectric constant film on the semiconductor substrate. The electric field is generated using a very high frequency power having a frequency in a range of about 20 MHz to about 100 MHz.
In another embodiment, the present invention is directed to a method of depositing a low dielectric constant film on a substrate, which includes positioning the substrate in a deposition chamber and providing a gas mixture to the deposition chamber. The gas mixture includes one or more cyclic organosilicon compounds, one or more aliphatic compounds, one or more meta-stable organic compounds and one or more oxidizing gases. The method further includes reacting the gas mixture in the presence of an electric field to transform the meta-stable organic compound to an unstable component within a network of the film. The electric field is generated using a very high frequency power having a frequency in a range of about 20 MHz to about 100 MHz. The method also includes annealing the film to remove the unstable component from the film.
REFERENCES:
patent: 5294858 (1994-03-01), Nakahata et al.
patent: 5463978 (1995-11-01), Larkin et al.
patent: 5466728 (1995-11-01), Babcock et al.
patent: 5556501 (1996-09-01), Collins et al.
patent: 5627079 (1997-05-01), Gardella et al.
patent: 5656123 (1997-08-01), Salimian et al.
patent: 5707486 (1998-01-01), Collins et al.
patent: 5824607 (1998-10-01), Trow et al.
patent: 5886067 (1999-03-01), Li et al.
patent: 5905117 (1999-05-01), Yokotsuka et al.
patent: 5935374 (1999-08-01), Ito et al.
patent: 6054379 (2000-04-01), Yau et al.
patent: 6103781 (2000-08-01), Li et al.
patent: 6142096 (2000-11-01), Sakai et al.
patent: 6238751 (2001-05-01), Mountsier
patent: 6287943 (2001-09-01), Fujioka et al.
patent: 6287990 (2001-09-01), Cheung et al.
patent: 6312793 (2001-11-01), Grill et al.
patent: 6340628 (2002-01-01), Van Cleemput et al.
patent: 6352945 (2002-03-01), Matsuki et al.
patent: 6383955 (2002-05-01), Matsuki et al.
patent: 6410463 (2002-06-01), Matsuki et al.
patent: 6525144 (2003-02-01), Tanahashi et al.
patent: 6531193 (2003-03-01), Fonash et al.
patent: 6596627 (2003-07-01), Mandal
patent: 2001/0021590 (2001-09-01), Matsuki et al.
patent: 2001/0051308 (2001-12-01), Kawamura et al.
patent: 2002/0001924 (2002-01-01), Fujioka et al.
patent: 2002/0016085 (2002-02-01), Huang et al.
patent: 2002/0197849 (2002-12-01), Mandal
patent: 2003/0008155 (2003-01-01), Hayashi et al.
patent: 2003/0022468 (2003-01-01), Shioya et al.
patent: 2003/0022519 (2003-01-01), Fujioka et al.
patent: 0 520 519 (1992-12-01), None
patent: 9 320 966 (1997-12-01), None
Nemani Srinivas D.
Rocha-Alvarez Juan Carlos
Venkataraman Shankar
Xia Li-Qun
Yu Ying
Applied Materials Inc.
Luk Oliva T.
Moser Patterson & Sheridan
Niebling John F.
LandOfFree
Plasma enhanced CVD low k carbon-doped silicon oxide film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma enhanced CVD low k carbon-doped silicon oxide film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma enhanced CVD low k carbon-doped silicon oxide film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3211078