Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2002-06-28
2004-09-28
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S717000
Reexamination Certificate
active
06797630
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor fabrication and more specifically to methods of forming dual damascene trenches.
BACKGROUND OF THE INVENTION
A dual hard mask approach has been one of the most common scheme for forming dual damascene trenches in low-k dielectric layer etching processes.
One such dual hard mask practice utilizes dual hard masks with oxynitride as the top layer and silicon-carbide as the bottom layer. After the partial trench hard mask open step, the via is partially etched and stops at a buffer layer within the low-k dielectric layer. However, this scheme is not suitable for porous low-k layer dual damascene etching without using such a stop layer.
U.S. Pat. No. 5,821,169 to Nguyen et al. describes a dual damascene etch process by etching the dual damascene shape in to a hardmask and then etching the dual damascene opening into the inter-metal dielectric (IMD) layer without using an etch stop.
U.S. Pat. No. 6,043,164 to Nguyen et al. describes a dual damascene etch process by etching the dual damascene shape into a photoresist (PR) layer and then etching the dual damascene opening into the IMD layer without using an etch stop.
U.S. Pat. No. 6,054,384 to Wang et al. describes a method of etching a plurality of contiguous opening within an integrated circuit with high etch selectivity.
U.S. Pat. No. 5,632,908 to Shahid describes a method of forming an optical fiber support member.
U.S. Pat. No. 6,042,996 to Lin et al. describes a method of fabricating a dual damascene structure including forming a photoresist layer on a dielectric layer.
U.S. Pat. No. 5,753,417 to Ulrich describes a method for forming multi-level profiles from a photoresist mask.
SUMMARY OF THE INVENTION
Accordingly, it is an object of one or more embodiments of the present invention to provide an improved method of forming a dual damascene opening within a dielectric layer.
Other objects will appear hereinafter.
It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a structure having an exposed conductive structure formed therein is provided. An etch stop layer is formed over the structure and the exposed conductive structure. A dielectric layer is formed over the etch stop layer. A hard mask layer is formed over the dielectric layer. The hard mask layer is patterned to form a partially opened hard mask layer. The partially opened hard mask layer having a trench area and a via area. The partially opened hard mask layer within the via area is patterned to form a partial via opened hard mask layer. Simultaneously, the partial via opened hard mask layer within both the trench area and the via area are etched and removed, and the dielectric layer within the via area is partial etched to form a partially opened dielectric layer to: expose a portion of dielectric layer within the trench area; and form a partial via within the partially opened dielectric layer. The partially opened dielectric layer is etched: within the trench area to form a trench; and within the via area to form a final via exposing a portion of etch stop layer. The trench and the final via forming the dual damascene opening.
REFERENCES:
patent: 5632908 (1997-05-01), Shahid
patent: 5753417 (1998-05-01), Ulrich
patent: 5821169 (1998-10-01), Nguyen et al.
patent: 6042996 (2000-03-01), Lin et al.
patent: 6043164 (2000-03-01), Nguyen et al.
patent: 6054384 (2000-04-01), Wang et al.
patent: 6156643 (2000-12-01), Chan et al.
patent: 6376366 (2002-04-01), Lin et al.
patent: 6479391 (2002-11-01), Morrow et al.
patent: 6573176 (2003-06-01), Hong
patent: 6686273 (2004-02-01), Hsu et al.
patent: 2003/0008490 (2003-01-01), Xing et al.
Chao Li-Chih
Lin Li-Te S.
Wu Tsang-Jiuh
Yeh Chen-Nan
Chen Kin-Chan
Haynes and Boone LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Partial via hard mask open on low-k dual damascene etch with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partial via hard mask open on low-k dual damascene etch with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial via hard mask open on low-k dual damascene etch with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3261986