Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Patent
1997-12-30
2000-03-21
Tokar, Michael
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
326 81, 307475, H03K 1716
Patent
active
060407085
ABSTRACT:
According to one embodiment of the present invention, an output buffer (200) includes a first output driver (86) having a gate oxide protected from voltage changes on an output (16). A second output driver (88) also has a gate oxide protected from voltage changes on the output (16). A level shifter (60) includes at least one cascode device (66, 68, 70, 72) and switches the first output driver (86) according to the values of a data input (12) and an enable input (14). A bias-generation circuit (300) generates a quasi-failsafe voltage that is approximately equal to a chip core voltage when a power supply (4) is supplying the chip core voltage and equal to a portion of the chip core voltage when the power supply (4) is not supplying the chip core voltage. The bias-generation circuit (300) is coupled to a first output cascode (80) coupled to the first output driver (86), to a second output cascode (84) coupled to the second output driver (88), or to the cascode device (66, 68, 70, 72) of the level shifter (60).
REFERENCES:
patent: 5355033 (1994-10-01), Jang
patent: 5834948 (1998-11-01), Yoshizaki et al.
"Circuit Techniques for 1.5-3.6-V Battery-Operated 64-Mb DRAM,"by Yoshinobu Nakagome, Kiyoo Itoh, Kan Takeuchi, Eiji Kume, Hitoshi Kanaka, Masanori Isoda, Tatsunori Musha, Toru Kaga, Teruaki Kisu, Takashi Nishida, Yoshifumi Kawamoto, and Masakazu Aoki, IEEE Journal of Solid-State Circuits, vol. 26, No.7, July 1991
Andresen Bernhard H.
Blake Terence G. W.
Wall Frederick G.
Brady III W. James
Donaldson Richard L.
Le Thanh-Tam
Maginniss Christopher L.
Texas Instruments Incorporated
LandOfFree
Output buffer having quasi-failsafe operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer having quasi-failsafe operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer having quasi-failsafe operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-733383