Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-01-31
2006-01-31
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S324000
Reexamination Certificate
active
06991986
ABSTRACT:
A lower insulation layer, a charge storing layer, and an upper insulation layer are sequentially stacked on a substrate to form a gate insulation layer. A gate conductive layer is formed on the gate insulation layer. The gate electrode is patterned to expose a surface of the gate insulation layer. The charge storing layer is a barrier layer to oxygen diffusion during oxidization for curing etching damages caused by patterning. Thus, a gate bird's beak is prevented in the lower insulation layer. Spacers are formed on sidewalls of the gate electrode. The upper insulation layer is etched using the gate electrode and the spacers as an etch mask. Impurity ions are implanted into the substrate adjacent to the gate electrode to form an impurity region. Since an upper insulation layer is not exposed during the ion implantation process, the upper insulation layer is not damaged.
REFERENCES:
patent: 5079603 (1992-01-01), Komori et al.
patent: 5168334 (1992-12-01), Mitchell et al.
patent: 6342451 (2002-01-01), Ahn
patent: 6436767 (2002-08-01), Koishikawa
patent: 6445030 (2002-09-01), Wu et al.
patent: 6541816 (2003-04-01), Ramsbey et al.
patent: 6590253 (2003-07-01), Chen
patent: 2003/0062567 (2003-04-01), Zheng et al.
Samsung Electronics Co,. Ltd.
Vu David
LandOfFree
Nonvolatile memory devices and methods of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory devices and methods of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory devices and methods of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3549024