Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-12-18
2007-12-18
Nhu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S506000, C257SE21170, C257SE21051, C257SE21400, C257SE21320, C257SE21249, C257SE21655
Reexamination Certificate
active
11303360
ABSTRACT:
A semiconductor substrate is patterned to form a depression and prominence. A floating gate is formed so as to cover at least both sidewalls of the prominence of the depression and prominence, and is then etched to form a trench for a device isolation self-aligned with the floating gate. Related structures are also described.
REFERENCES:
patent: 5753951 (1998-05-01), Geissler
patent: 5889304 (1999-03-01), Watanabe et al.
patent: 6114204 (2000-09-01), Ding et al.
patent: 6200856 (2001-03-01), Chen
patent: 6255689 (2001-07-01), Lee
patent: 6413802 (2002-07-01), Hu et al.
patent: 6657252 (2003-12-01), Fried et al.
patent: 6768158 (2004-07-01), Lee et al.
patent: 8-88285 (1996-04-01), None
patent: 10-22403 (1998-01-01), None
patent: 10-0234508 (1999-09-01), None
patent: 1999-0075210 (1999-10-01), None
Myers Bigel Sibley & Sajovec P.A.
Nhu David
Samsung Electronics Co,. Ltd.
LandOfFree
Non-volatile semiconductor memory devices using prominences... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory devices using prominences..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory devices using prominences... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3897984