Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-03-31
2008-12-02
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S643000, C257SE21584
Reexamination Certificate
active
07459392
ABSTRACT:
A barrier and seed layer for a semiconductor damascene process is described. The seed layer is formed from a noble metal with an intermediate region between the barrier and noble metal layers to prevent oxidation of the barrier layer.
REFERENCES:
patent: 6436816 (2002-08-01), Lee et al.
patent: 6632737 (2003-10-01), Hillman et al.
patent: 7144806 (2006-12-01), Fair et al.
patent: 2003/0203617 (2003-10-01), Lane et al.
patent: 2004/0009307 (2004-01-01), Koh et al.
patent: 2004/0241321 (2004-12-01), Ganguli et al.
patent: 2006/0063375 (2006-03-01), Sun et al.
Dominguez Juan E.
Johnston Steven W.
McSwiney Michael L.
Blakely , Sokoloff, Taylor & Zafman LLP
Dolan Jennifer M
Intel Corporation
Jr. Carl Whitehead
LandOfFree
Noble metal barrier and seed layer for semiconductors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Noble metal barrier and seed layer for semiconductors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noble metal barrier and seed layer for semiconductors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027165