Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate
2000-10-13
2003-10-28
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With structure for mounting semiconductor chip to lead frame
C257S692000, C438S123000
Reexamination Certificate
active
06639308
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to packaged semiconductors, semiconductor packages, leadframe assemblies therefor, and more particularly, but not by way of limitation, to semiconductor packages that can accept semiconductor chips of various sizes without having to change the footprint of the semiconductor package.
2. History of Related Art
It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method of and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal leadframes for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the leadframe are then incorporated. An encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.
As set forth above, the semiconductor package therein described incorporates a leadframe as the central supporting structure of such a package. A portion of the leadframe completely surrounded by the plastic encapsulant is internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally. More information relative to leadframe technology may be found in Chapter 8 of the book
Micro Electronics Packaging Handbook
, (1989), edited by R. Tummala and E. Rymaszewski, incorporated by reference herein. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y.
Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a printed circuit board on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, which results in increased consumer demand. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.
According to such miniaturization tendencies, semiconductor packages, which transmit electrical signals from semiconductor chips to printed circuit boards and support the semiconductor chips on the printed circuit boards, have been designed to have a small size. By way of example only, such semiconductor packages may have a size on the order of 1×1 mm to 10×10 mm. Examples of such semiconductor packages are referred to as MLF (micro leadframe) type semiconductor packages and MLP (micro leadframe package) type semiconductor packages. Both MLF type semiconductor packages and MLP type semiconductor packages are generally manufactured in the same manner.
One specific problem with the prior art is that chip sizes differ and/or increases due to different computing requirements of different products. With existing packaging design, fitting these larger chips means the packages must be made bigger. Bigger packages have larger footprints (the locations where the leads physically and electrically connect to printed circuit boards). The larger footprint forces the printed circuit boards to be redesigned for proper electrical connection. This redesign takes time and money. Thus, a semiconductor package that can fit circuit chips of different sizes without changing the semiconductor package's footprint is needed.
SUMMARY OF THE INVENTION
The present invention relates to semiconductor packages that can accept semiconductor chips of various sizes without having to change the footprint of the carrier package. More particularly, one aspect of the present invention comprises a leadframe, a semiconductor chip attached to the leadframe, bond pads electrically connecting the semiconductor to the leadframe, and a sealing material. The leadframe has a plurality of leads, with each one of the plurality of leads having an upper side, a lower exposed side, and a laterally exposed side. The upper side of each one of the plurality of leads define a generally co-planar surface for supporting the semiconductor chip. Because the semiconductor chip rests on the co-planar and unobstructed surface defined by the upper side of the leads, semiconductors of different sizes can be attached to the semiconductor package without having to change the footprint of the semiconductor package. Finally, after sealing material encapsulates the components of the semiconductor package in a spacial relationship, the lower exposed side and the lateral exposed side of the plurality of leads are exposed to the outside surface of the semiconductor package.
Another aspect of the present invention is a leadframe that comprises a plurality of leads and a tie bar connecting to the plurality of leads. Each one of the plurality of leads has an upper side and a lower exposed side, with the upper side of each one of the plurality of leads forming a generally co-planar surface with the upper side of at least some of the leads. Further, when the tie bars are trimmed off the leadframe, they leave a lateral surface of the plurality of leads exposed to the lateral side of the semiconductor package.
REFERENCES:
patent: 4258381 (1981-03-01), Inaba
patent: 5065223 (1991-11-01), Matsuki et al.
patent: 5493151 (1996-02-01), Asada et al.
patent: 5703407 (1997-12-01), Hori
patent: 5753977 (1998-05-01), Kusaka et al.
patent: 5834830 (1998-11-01), Cho
patent: 6060768 (2000-05-01), Hayashida et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6242281 (2001-06-01), Mclellan et al.
patent: 6294100 (2001-09-01), Fan et al.
patent: 6355502 (2002-03-01), Kang et al.
patent: 6388336 (2002-05-01), Venkateshwaran et al.
patent: 0 844 665 (1998-05-01), None
patent: 1 032 037 (2000-08-01), None
patent: 05-129473 (1993-05-01), None
patent: 08222682 (1996-08-01), None
patent: 09008205 (1997-01-01), None
patent: 09092775 (1997-04-01), None
patent: WO 99/67821 (1999-12-01), None
Alvarez Angel Orabuena
Crowley Sean Timothy
Yang Jun Young
Amkor Technology Inc.
Berezny Nema
Jr. Carl Whitehead
Stetina Brunda Garred & Brucker
LandOfFree
Near chip size semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Near chip size semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Near chip size semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3112057