Multilevel signal interface testing with binary test...

Details Multilevel signal interface testing with binary test... Multilevel signal interface testing with binary test...

2007-01-09

2007-01-09

Lamarre, Guy (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C324S765010, C324S763010, C326S016000

Reexamination Certificate

active

09953486

ABSTRACT:
Error detection mechanisms for devices that have multilevel signal interfaces test multilevel signals of an interface with a binary test apparatus. The error detection mechanisms include converting between multilevel signals of the interface and binary signals of the test apparatus. The error detection mechanisms also include repeated transmission of multilevel signals stored in a memory of a device having a multilevel signal interface for detection by the test apparatus at different binary levels.

REFERENCES:
patent: 3872381 (1975-03-01), Yamamoto et al.
patent: 5097144 (1992-03-01), Chang et al.
patent: 5295157 (1994-03-01), Suzuki et al.
patent: 5533054 (1996-07-01), DeAndrea et al.
patent: 5946355 (1999-08-01), Baker
patent: 5968191 (1999-10-01), Thatcher et al.
patent: 5982827 (1999-11-01), Duffner et al.
patent: 6005895 (1999-12-01), Perino et al.
patent: 6055661 (2000-04-01), Luk
patent: 6061395 (2000-05-01), Tonami
patent: 6061818 (2000-05-01), Touba et al.
patent: 6070256 (2000-05-01), Wu et al.
patent: 6075725 (2000-06-01), Choi et al.
patent: 6078627 (2000-06-01), Crayford
patent: 6175939 (2001-01-01), Dinteman
patent: 6222380 (2001-04-01), Gerowitz et al.
patent: 6275962 (2001-08-01), Fuller et al.
patent: 6452411 (2002-09-01), Miller et al.
patent: 6499121 (2002-12-01), Roy et al.
patent: 6622272 (2003-09-01), Haverkamp et al.
U.S. Appl. No. 09/770,406, filed Aug. 2, 2001, Hedburg.
U.S. Appl. No. 09/201,114, filed Sep. 11, 2001, Hasegawa et al.
U.S. Appl. No. 09/795,811, filed Sep. 13, 2001, Govindarajan et al.
S. D. Cova et al., “Characterization of Individual Weights in Transversal Filters and Application to CCD's” IEEE Journal of Solid-State Circuits, vol. SC-17, No. 6, Dec. 1982.
Dally et al., “Multi-Gigabit Signaling with CMOS”, May 12, 1997.
A. Fiedler et al., “A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis”, 1997 IEEE International Solid State Circuit Conference and Slideset.
“4 Modulation Schemes for High Bit Rate Data Transmission in the Loop Plant”, printed Aug. 10, 2000, pp. 1-29.
K. Azedet et al., “WA 18.3 A Gigabit Transceiver Chip Set for UTP CAT-6 Cables in Digital CMOS Technology”, 2000 IEEE International Solid-Sate Circuits Conference, ISSCC 2000/Session 18/WIireline Communications/Paper WA 18.3, pp. 306-307.
G. Thompson, “How 1000BASE-T Works”, IEEE802.3 Plenary, Nov. 13, 1997, Montreal PQ Canada, 8 pages.
I. A. Pérez-Alvarez et al., “A Differential Error Reference Adaptive Echo Canceller for Multilevel Pam Line Codes”, Copyright 1996, IEEE, pp. 1707-1710.
“802.3ab, A Tutorial Presentation”, 63 pages, undated, believed by applicants to have been presented at an IEEE 802.3 working group meeting in Mar. 1998.
“P802.3ad Draft Supplement to Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method & Physical Layer Specifications: Link Aggregation”, Prepared by the LAN Man Standards Committee of the IEEE Computer Society, Jul. 1999.
IEEE Standard 802.3ab-1999, 802.3 Supplement, Local and Metropolitan Area Networks, Jul. 26, 1999.

Affiliated with

Also associated with

Rating

Multilevel signal interface testing with binary test... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilevel signal interface testing with binary test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel signal interface testing with binary test... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736537