Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Reexamination Certificate
2006-08-08
2006-08-08
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
For plural devices
C257S691000, C257S693000, C257S698000
Reexamination Certificate
active
07087992
ABSTRACT:
The present invention defines a packaging implementation providing a multichip multilayer system on a chip solution. Greater integration of a plurality and variety of known good die contained within cavities formed in a separate substrate is achieved. Additional redistribution and interconnect layers above the multichip configuration may be formed with the redistribution layers terminating in electrical connections such as conductive bumps or balls. In one embodiment, the substrate cavities receive signal device connections, such as conductive bumps, of a plurality of semiconductor dice in a flip-chip configuration. A portion of the substrate's back surface is then removed to a depth sufficient to expose the conductive bumps. In another embodiment, the cavities receive the semiconductor dice with their active surface facing up, wherein metal layer connections are formed and coupled to bond pads or other electrical connectors of the semiconductor dice. Computing systems incorporating the packaging are also disclosed.
REFERENCES:
patent: 3903590 (1975-09-01), Yokogawa
patent: 4866501 (1989-09-01), Shanefield
patent: 5073814 (1991-12-01), Cole et al.
patent: 5280192 (1994-01-01), Kryzaniwsky
patent: 5315486 (1994-05-01), Fillion et al.
patent: 5324687 (1994-06-01), Wojnarowski
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5432677 (1995-07-01), Mowatt et al.
patent: 5434751 (1995-07-01), Cole et al.
patent: 5527741 (1996-06-01), Cole et al.
patent: 5546654 (1996-08-01), Wojnarowski et al.
patent: 5565706 (1996-10-01), Miura et al.
patent: 5745984 (1998-05-01), Cole et al.
patent: 5757072 (1998-05-01), Gorowitz et al.
patent: 5841193 (1998-11-01), Eichelberger
patent: 5844304 (1998-12-01), Kata et al.
patent: 5866952 (1999-02-01), Wojnarowski et al.
patent: 5936305 (1999-08-01), Akram
patent: 6057593 (2000-05-01), Iovdalsky et al.
patent: 6175161 (2001-01-01), Goetz et al.
patent: 6181569 (2001-01-01), Chakravorty
patent: 6214642 (2001-04-01), Chen et al.
patent: 6228687 (2001-05-01), Akram et al.
patent: 6236109 (2001-05-01), Hsuan et al.
patent: 6239367 (2001-05-01), Hsuan et al.
patent: 6274391 (2001-08-01), Wachtler et al.
patent: 6350668 (2002-02-01), Chakravorty
patent: 6365438 (2002-04-01), Ishida et al.
patent: 6368896 (2002-04-01), Farnworth et al.
patent: 6389691 (2002-05-01), Rinne et al.
patent: 6423570 (2002-07-01), Ma et al.
patent: 6506664 (2003-01-01), Beyne et al.
patent: 6518163 (2003-02-01), Sakuyama et al.
patent: 6521530 (2003-02-01), Peters et al.
patent: 6555906 (2003-04-01), Towle et al.
patent: 6617687 (2003-09-01), Akram et al.
patent: 6709897 (2004-03-01), Cheng et al.
patent: 6709898 (2004-03-01), Ma et al.
patent: 6734534 (2004-05-01), Vu et al.
patent: 6756662 (2004-06-01), Infantolino et al.
patent: 6774473 (2004-08-01), Shen
patent: 6825553 (2004-11-01), Chua et al.
patent: 6867499 (2005-03-01), Tabrizi
patent: 2002/0050585 (2002-05-01), Masayuki et al.
patent: 2002/0070443 (2002-06-01), Mu et al.
patent: 2003/0036257 (2003-02-01), Masumoto et al.
patent: 2003/0124835 (2003-07-01), Lin et al.
patent: 2003/0227095 (2003-12-01), Fujisawa et al.
patent: 63-69258 (1988-03-01), None
patent: 408060103 (1996-06-01), None
Boon Suan Jeung
Chia Yong Poo
Chua Swee Kwang
Eng Meow Koon
Huang Suangwu
Clark Jasmine
Micro)n Technology, Inc.
TraskBritt PC
LandOfFree
Multichip wafer level packages and computing systems... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multichip wafer level packages and computing systems..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multichip wafer level packages and computing systems... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3647350