Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-31
2010-10-12
Smith, Zandra (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S663000
Reexamination Certificate
active
07811892
ABSTRACT:
A method of fabricating a dielectric layer is described. A substrate is provided, and a dielectric layer is formed over the substrate. The dielectric layer is performed with a nitridation process. The dielectric layer is performed with a first annealing process. A first gas used in the first annealing process includes inert gas and oxygen. The first gas has a first partial pressure ratio of inert gas to oxygen. The dielectric layer is performed with the second annealing process. A second gas used in the second annealing includes inert gas and oxygen. The second gas has a second partial pressure ratio of inert gas to oxygen, and the second partial pressure ratio is smaller than the first partial pressure ratio. At least one annealing temperature of the two annealing processes is equal to or greater than 950° C. The invention improves uniformity of nitrogen dopants distributed in dielectric layer.
REFERENCES:
patent: 6066516 (2000-05-01), Miyasaka
patent: 6660604 (2003-12-01), Hwang et al.
patent: 6730566 (2004-05-01), Niimi et al.
patent: 2002/0197884 (2002-12-01), Niimi et al.
patent: 2005/0227439 (2005-10-01), Adam et al.
patent: 2007/0072364 (2007-03-01), Visokay et al.
patent: 1431701 (2003-07-01), None
patent: 1464530 (2003-12-01), None
patent: 2005-285834 (2005-10-01), None
“A High Density 0.10μm CMOS Technology Using Low K Dielectric and Copper Interconnect” jointly authored by Parihar, et al., Mortorola DigitalDNA Laboratories and AMD Technology Development Group.
Chan Shu-Yen
Huang Kuo-Tai
Lung Chien-Hua
Wang Yun-Ren
Yen Ying-Wei
Jianq Chyun IP Office
Perkins Pamela E
Smith Zandra
United Microelectronics Corp.
LandOfFree
Multi-step annealing process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-step annealing process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-step annealing process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4159625