Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2002-10-21
2004-04-06
Thomas, Tom (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C438S197000, C438S585000, C438S592000, C438S303000, C438S304000, C438S305000, C438S307000
Reexamination Certificate
active
06716689
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a method for fabricating the same. More particularly, the present invention relates to a metal-oxide-semiconductor (MOS) transistor having a T-shaped gate electrode and a method for fabricating the same.
2. Description of the Related Art
With developments in the electronics industry, high integration and high-speed characteristics are becoming increasingly important in semiconductor devices. To meet such requirements, MOS transistors with various structures have been used for the semiconductor devices. Semiconductor devices with conventional MOS transistors, however, cannot completely satisfy the requirements of the high integration and high-speed characteristics.
FIG. 1
illustrates a cross-sectional view of a conventional MOS transistor. Referring to
FIG. 1
, a gate oxide layer
12
and a gate pattern
14
are sequentially stacked on a semiconductor substrate
10
. A gate spacer
16
is disposed on both sidewalls of the gate pattern
14
. A high-concentration impurity region
20
is disposed in the semiconductor substrate next to the gate spacer
16
.
As the gate pattern
14
has become gradually finer with the increased integration of the semiconductor device, a distance between the high-concentration impurity regions
20
, i.e., a distance between source and drain regions, has been gradually reduced. This reduced distance results in a short channel effect that causes severe degradation of characteristics of the semiconductor devices.
Generally, to minimize such a short channel effect, a low-concentration impurity region
18
is formed in the semiconductor substrate
10
under the gate spacer
16
, as shown in
FIG. 1. A
structure having high- and low-concentration impurity regions
20
and
18
is typically called a “lightly doped drain (LDD) structure.”
However, even if the LDD structure minimizes the short channel effect caused by a shrinking of the width of the gate pattern
14
, it is still difficult to shrink the width of the gate pattern
14
due to technical limitations. In addition, the fineness of the gate pattern
14
may cause problems other than the short channel effect, e.g., it may increase not only a resistance of a gate line, but also a capacitance between the gate pattern
14
and the high-concentration impurity region
20
. Consequently, as the gate pattern
14
becomes gradually finer, it becomes more difficult to fabricate a high-speed semiconductor device.
FIG. 2
illustrates a cross-sectional view of a recently proposed, conventional MOS transistor with T-shaped gate electrode.
Referring to
FIG. 2
, a gate oxide layer
32
and a gate pattern
34
are sequentially stacked on a semiconductor substrate
30
. The gate pattern
34
is a T-shaped structure including an undercut region. A gate spacer
36
is disposed on both sidewalls of the gate pattern
34
to fill the undercut region. A high-concentration impurity region
40
is disposed in the semiconductor substrate
30
next to the gate spacer
36
. A low-concentration impurity region
38
is disposed in the semiconductor substrate
30
under the gate spacer
36
and the undercut region.
In the MOS transistor having the gate pattern
34
as shown in
FIG. 2
, a distance between the high-concentration impurity region
40
and the gate pattern
34
is wider by as much as about a width of the undercut region, as compared with the MOS transistor of FIG.
1
. Accordingly, a capacitance between the gate pattern
34
and the high-concentration impurity region
40
may be reduced. In addition, a channel width of the semiconductor device may be reduced by as much as the width of the undercut region.
Unfortunately, however, a width of the low-concentration impurity region
38
is increased by as much as the width of the undercut region. This results in a problem such as an increase in a source/drain resistance R
sd
of the transistor.
SUMMARY OF THE INVENTION
It is therefore a feature of the present invention to provide a method for fabricating a MOS transistor having a T-shaped gate electrode that can minimize a source/drain resistance.
It is another feature of the present invention to provide a MOS transistor including a mid-concentration impurity region that can minimize a source/drain resistance.
The present invention provides a method for fabricating a MOS transistor including forming a mid-concentration impurity region using an L-shaped spacer. A method of the present invention includes forming a T-shaped gate electrode on a semiconductor substrate, then forming a low-concentration impurity region in the semiconductor substrate on both sides of the gate electrode. An L-shaped lower spacer is disposed at both sides of the gate electrode to have a horizontal projection extended over the low-concentration impurity region. By using the L-shaped lower spacer and a gate pattern as an ion implantation mask, high- and mid-concentration impurity regions are formed.
Preferably, forming the T-shaped gate electrode includes forming lower and upper conductive layer patterns that are sequentially stacked on the semiconductor substrate, then selectively etching the lower conductive layer pattern such that an undercut region is formed under an edge of the upper conductive layer pattern. It is therefore preferable that the lower and upper conductive layer patterns are made of materials having an etch selectivity with respect to each other. For example, the lower conductive layer pattern is preferably made of silicon germanium or nitride titanium and the upper conductive layer pattern is made of polysilicon or tungsten. It is also preferable that the selective etching of the lower conductive layer pattern employs an isotropic etch process. Thus, an undercut region is formed under an edge of the upper conductive layer pattern.
Forming the L-shaped lower spacer includes sequentially conformally forming lower, intermediate, and upper insulating layers on an entire surface of the semiconductor substrate having the T-shaped gate electrode. The lower, intermediate, and upper insulating layers are successively etched to form L-shaped lower and intermediate spacers and an upper spacer. Thereafter, the upper and intermediate spacers are removed. In this case, the upper spacer is preferably formed by etching the upper insulating layer using an anisotropic etch process.
The lower spacer is preferably formed of a material selected from the group consisting of nitride, oxynitride, and polysilicon. The intermediate and upper spacers are preferably made of materials having etch selectivities with respect to the lower and intermediate spacers, respectively.
The present invention also provides a MOS transistor with a T-shaped gate electrode that includes an L-shaped spacer and a mid-concentration impurity region. The MOS transistor includes the T-shaped gate electrode; an L-shaped lower spacer; and low-, mid-, and high-concentration impurity regions. The T-shaped gate electrode is disposed on a semiconductor substrate. The L-shaped lower spacer is disposed at both sides of the gate electrode to cover the top surface of the semiconductor substrate. The low-, mid-, and high-concentration impurity regions are formed in the semiconductor substrate at both sides of the gate electrode. The high-concentration impurity region is disposed in the semiconductor substrate next to the lower spacer, and the mid-concentration impurity region is intervened between the high- and low-concentration impurity regions.
The gate electrode may be formed of lower and upper conductive layer patterns that are sequentially stacked. The upper conductive layer pattern is preferably wider than the lower conductive layer pattern so as to have an undercut region at a lower portion thereof. The lower spacer may further have a horizontal extension filling the undercut region.
The lower and upper conductive layer patterns are preferably made of materials having an etch selectivity with respect to each other. For instance, the lower conductive layer pattern is
Bae Geum-Jong
Kim Sang-Su
Lee Jung-Il
Lee Nae-In
Rhee Hwa-Sung
Lee & Sterba, P.C.
Magee Thomas
Samsung Electronics Co,. Ltd.
Thomas Tom
LandOfFree
MOS transistor having a T-shaped gate electrode and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor having a T-shaped gate electrode and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor having a T-shaped gate electrode and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3261413