Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-09-19
2006-09-19
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C326S038000
Reexamination Certificate
active
07111215
ABSTRACT:
Methods of implementing designs in programmable logic devices (PLDs) to reduce susceptibility to single-event upsets (SEUs) by taking advantage of the fact that most PLD designs leave many routing resources unused. The unused routing resources can be used to provide duplicate routing paths between source and destination of signals in the design. The duplicate paths are selected such that an SEU affecting one of the duplicate paths simply switches the signal between the two paths. Thus, if one path is disabled due to an SEU, the other path can still provide the necessary connection, and the functionality of the design is unaffected. The methods can be applied, for example, to routing software for field programmable gate arrays (FPGAs) having programmable routing multiplexers controlled by static RAM-based configuration memory cells.
REFERENCES:
patent: 5925920 (1999-07-01), MacArthur et al.
patent: 6505337 (2003-01-01), Wittig et al.
patent: 6617912 (2003-09-01), Bauer
patent: 6621296 (2003-09-01), Carberry et al.
patent: 6621298 (2003-09-01), Agrawal et al.
patent: 6671202 (2003-12-01), Bauer
patent: 6903571 (2005-06-01), Trimberger
patent: 7023235 (2006-04-01), Hoff
U.S. Appl. No. 09/783,821, filed Feb. 14, 2001, Carmichael et al.
Phil Brinkley, Carl Carmichael; XAPP181 (v1.0); “SEU Mitigation Design Techniques for the XQR4000XL”; Mar. 15, 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 or http//www.xilinx.com.; pp. 1-14.
Keller Eric R.
Sundararajan Prasanna
Trimberger Stephen M.
Cartier Lois D.
Ton David
Xilinx , Inc.
LandOfFree
Methods of reducing the susceptibility of PLD designs to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of reducing the susceptibility of PLD designs to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of reducing the susceptibility of PLD designs to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580503