Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-08-28
2007-08-28
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S242000, C438S391000, C438S596000
Reexamination Certificate
active
10800196
ABSTRACT:
The invention includes semiconductor structures having buried silicide-containing bitlines. Vertical surround gate transistor structures can be formed over the bitlines. The surround gate transistor structures can be incorporated into memory devices, such as, for example, DRAM devices. The invention can be utilized for forming 4F2DRAM devices.
REFERENCES:
patent: 4549927 (1985-10-01), Goth et al.
patent: 5071782 (1991-12-01), Mori
patent: 5278438 (1994-01-01), Kim et al.
patent: 5574299 (1996-11-01), Kim
patent: 5576567 (1996-11-01), Mori
patent: 5874760 (1999-02-01), Burns, Jr. et al.
patent: 5929477 (1999-07-01), Burns, Jr. et al.
patent: 5990509 (1999-11-01), Burns, Jr. et al.
patent: 6034389 (2000-03-01), Burns, Jr. et al.
patent: 6096598 (2000-08-01), Furukawa et al.
patent: 6114725 (2000-09-01), Furukawa et al.
patent: 6133105 (2000-10-01), Chen et al.
patent: 6159789 (2000-12-01), Chuang et al.
patent: 6184091 (2001-02-01), Gruening et al.
patent: 6218236 (2001-04-01), Economikos et al.
patent: 6355520 (2002-03-01), Park et al.
patent: 6440801 (2002-08-01), Furukawa et al.
patent: 6504210 (2003-01-01), Divakaruni et al.
patent: 6537870 (2003-03-01), Shen
patent: 6555862 (2003-04-01), Mandelman et al.
patent: 6579759 (2003-06-01), Chudzik et al.
patent: 6593613 (2003-07-01), Alsmeier et al.
patent: 6717205 (2004-04-01), Gratz
patent: 2003/0001200 (2003-01-01), Divakaruni et al.
patent: 2004/0113207 (2004-06-01), Hsu et al.
patent: US2005/006211 (2005-02-01), None
Wolf, S. Silicon Processing for the VLSI Era, vol. 2, Lattice Press, 1990, pp. 557-558.
Abbott Todd R.
Manning H. Montgomery
Doty Heather
Jr. Carl Whitehead
Micro)n Technology, Inc.
Well St. John P.S.
LandOfFree
Methods of forming semiconductor structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming semiconductor structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3842112