Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-11-06
2010-06-22
Parker, Kenneth A (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21623, C257SE21625
Reexamination Certificate
active
07741181
ABSTRACT:
A method for fabricating metal gate and polysilicon gate FET devices on the same chip is disclosed. The method avoids the use of two separate masks during gate stack fabrication of the differing gates. By using a single mask, tighter NFET to PFET distances can be achieved, and the fabrication process is simplified. After blanket disposing layers for the fabrication of the metal gate stack, a covering protective material layer is formed, again in blanket fashion. A block level mask is used to clear the surface for the gate insulator formation in the poly gate device regions. During oxidation, which forms the gate dielectric for the poly gate devices, the protective material prevents damage of the metal gate device regions. Following oxidation, a single common polysilicon cover is disposed in blanket manner for continuing the fabrication of the gate stacks. The protective material is selected in such a way to be either easily removable upon oxidation, or to be conductive upon oxidation. In this latter case the oxidized protective material is incorporated into the metal gate stack, which incorporation results in a novel CMOS structure.
REFERENCES:
patent: 6303418 (2001-10-01), Cha
patent: 7462520 (2008-12-01), Park et al.
patent: 2005/0153496 (2005-07-01), Ngo et al.
patent: 2006/0199324 (2006-09-01), Yu
DeWan Adams Charlotte
Doris Bruce B.
Moumen Naim
Zhang Ying
Budd Paul A
International Business Machines - Corporation
Parker Kenneth A
Percello Louis J.
Sai-Halasz George
LandOfFree
Methods of forming mixed gate CMOS with single poly deposition does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming mixed gate CMOS with single poly deposition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming mixed gate CMOS with single poly deposition will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4248846