Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-07-15
2008-07-15
Lindsay, Jr., Walter L (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S592000, C438S197000, C257SE21130, C257SE21200, C257SE21203
Reexamination Certificate
active
07399670
ABSTRACT:
A method of forming transistor gate structures in an integrated circuit device can include forming a high-k gate insulating layer on a substrate including a first region to include PMOS transistors and a second region to include NMOS transistors. A polysilicon gate layer can be formed on the high-k gate insulating layer in the first and second regions. A metal silicide gate layer can be formed directly on the high-k gate insulating layer in the first region and avoiding forming the metal-silicide in the second region. Related gate structures are also disclosed.
REFERENCES:
patent: 5567642 (1996-10-01), Kim et al.
patent: 7109077 (2006-09-01), Rotondaro et al.
patent: 7195969 (2007-03-01), Chan et al.
patent: 2005/0037557 (2005-02-01), Doczy et al.
patent: 2005/0067704 (2005-03-01), Kaneko et al.
patent: 2006/0024882 (2006-02-01), Lu et al.
patent: 2006/0115940 (2006-06-01), Kim et al.
patent: 2000-252370 (2000-09-01), None
patent: 1020040034087 (2004-04-01), None
Korean Office Action for Korean Application No. 10-2004-0062640; dated Jan. 19, 2006.
Cho Hag-Ju
Jeon Taek-Soo
Jin Beom-Jun
Kang Sang-Bom
Lee Hye-Lan
Lindsay, Jr. Walter L
Myers Bigel Sibley & Sajovec P.A.
Samsung Electronics Co,. Ltd
LandOfFree
Methods of forming different gate structures in NMOS and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming different gate structures in NMOS and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming different gate structures in NMOS and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2812162