Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-02-01
2005-02-01
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S592000
Reexamination Certificate
active
06849509
ABSTRACT:
A method of forming a gate electrode is described, comprising forming a dielectric layer on a substrate, forming a first metal layer having a first work function on the dielectric layer, forming a second metal layer having a second work function on the first metal layer, such that a gate electrode is formed on the dielectric layer which has a work function that is determined from the work function of the alloy of the two types of metal. The work function of a microelectronic transistor can be varied or “tuned” depending on the precise definition and control of the metal types, layer sequence, individual layer thickness and total number of layers.
REFERENCES:
patent: 5757032 (1998-05-01), Nishibayashi et al.
patent: 6130123 (2000-10-01), Liang et al.
patent: 20030180994 (2003-09-01), Polishchuk et al.
Barnak John
Borla Collin
Doczy Mark
Jensen Jacob M.
Kuhn Markus
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudhari Chandra
Intel Corporation
LandOfFree
Methods of forming a multilayer stack alloy for work... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming a multilayer stack alloy for work..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming a multilayer stack alloy for work... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3463620