Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-27
2008-10-28
Garber, Charles D. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S102000, C438S103000, C438S202000, C438S241000, C438S244000, C438S303000, C438S305000, C438S328000, C257SE21537
Reexamination Certificate
active
07442602
ABSTRACT:
Integrated circuit devices are provided having a vertical diode therein. The devices include an integrated circuit substrate and an insulating layer on the integrated circuit substrate. A contact hole penetrates the insulating layer. A vertical diode is in a lower region of the contact hole and a bottom electrode in the contact hole has a bottom surface on a top surface of the vertical diode. The bottom electrode is self-aligned with the vertical diode. A top surface area of the bottom electrode is less than a horizontal section area of the contact hole. Methods of forming the integrated circuit devices and phase change memory cells are also provided.
REFERENCES:
patent: 5970336 (1999-10-01), Wolstenholme et al.
patent: 6420725 (2002-07-01), Harshfield
patent: 6511862 (2003-01-01), Hudgens et al.
patent: 2001/0002046 (2001-05-01), Reinberg et al.
patent: 2002/0086524 (2002-07-01), Harshfield
patent: 2002/0160551 (2002-10-01), Harshfield
patent: 2003/0001230 (2003-01-01), Lowrey
patent: 2003/0071255 (2003-04-01), Xu
patent: 2005/0042862 (2005-02-01), Zahorik
patent: 1 696 441 (2006-08-01), None
patent: 1 710 804 (2006-10-01), None
patent: 1020050011059 (2005-01-01), None
Office Action for corresponding German Office Action dated Apr. 30, 2008.
Office Action for corresponding German Application No. 10 2006 028 971.4-33; dated Jun. 21, 2007.
Office Action for the corresponding Korean Patent Application No. 10-2005-0053217; date of mailing Jul. 31, 2006.
Jeong Won-Cheol
Lee Se-Ho
Oh Jae-Hee
Park Jae-Hyun
Garber Charles D.
Lee Kyoung
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of fabricating phase change memory cells having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating phase change memory cells having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating phase change memory cells having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4008701